English
IC design: A short primer on the formal methods-based verification
by Ashish Darbari, Axiomise
It’s no secret that hardware is the new currency in the chip world. It’s no longer the case that the semiconductor industry is in the hands of traditional semiconductor giants; an increasing number of software companies now have their own dedicated hardware development teams. With the advent of open-source architectures, developing silicon with open-source framework and tools is slowly becoming mainstream.
However, while designing has become easier, verification has not.
The 2020 Wilson Research Group study on functional verification points out that 83% of the FPGA and 68% of the ASIC designs fail in the first attempt. Also worth noting is that 68% of the ASIC projects run behind schedule.
The survey reports that for processor development, the ratio of verification to design engineers is 5:1. Imagine having to hire five times more verification resources than design and having to respin the chip.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- A Formal Methods-based verification approach to medical device software analysis
- EAVS - Electra IC Advanced Verification Suite for RISC-V Cores
- Early Interactive Short Isolation for Faster SoC Verification
- Why verification matters in network-on-chip (NoC) design
- A closer look at security verification for RISC-V processors
New Articles
- How NoC architecture solves MCU design challenges
- Automating Hardware-Software Consistency in Complex SoCs
- Beyond Limits: Unleashing the 10.7 Gbps LPDDR5X Subsystem
- How to Design Secure SoCs: Essential Security Features for Digital Designers
- System level on-chip monitoring and analytics with Tessent Embedded Analytics