English
New Ethernet Adaptation Layer Adds Control Option to MIPI A-PHY Automotive Networks
By Sharmion Kerley, MIPI Director of Marketing and Membership
To satisfy the demand for both advanced safety features and better driver and passenger experiences, automakers are adding more displays, larger in size and with greater resolutions, to the digital cockpit. This trend has created a need for more in-vehicle wiring, which in turn adds cost, weight and complexity to new car designs.
This is one of the many challenges being addressed by the introduction of MIPI Automotive SerDes Solutions, or MASS for short, which offers a standardized framework for integrating cameras and displays with their associated electronic control units (ECUs) using the MIPI A-PHYSM asymmetric SerDes physical layer as its foundation.
The most recent addition to the MASS framework is MIPI PALSM/ETH v1.0, an A-PHY protocol adaptation layer (PAL) released in March 2022 that lets OEMs and Tier 1 suppliers use a single A-PHY cable for both high-speed image data and low-speed Ethernet control data between automotive display modules and their ECUs.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- New Developments in MIPI's High-Speed Automotive Sensor Connectivity Framework
- Maximizing ESD protection for automotive Ethernet applications
- M31 on the Specification and Development of MIPI Physical Layer
- How MIPI Alliance specs enable the IIoT
- Towards Self-Driving Cars: MIPI D-PHY Enabling Advanced Automotive Applications
New Articles
- Accelerating RISC-V development with Tessent UltraSight-V
- Automotive Ethernet Security Using MACsec
- What is JESD204C? A quick glance at the standard
- Optimizing Power Efficiency in SOC with PVT Sensor-Assisted DVFS Technology
- Bandgap Reference (BGR) Circuit Design and Transient Analysis in 90nm VLSI Technology
Most Popular
- System Verilog Assertions Simplified
- Accelerating RISC-V development with Tessent UltraSight-V
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Understanding Logic Equivalence Check (LEC) Flow and Its Challenges and Proposed Solution
- Design Rule Checks (DRC) - A Practical View for 28nm Technology