Where automotive FPGAs stand in smart car designs
By Bob O’Donnell, Lattice Semiconductor
The automotive industry has gotten its fair share of time in the spotlight in recent years. Part of the focus has revolved around how important semiconductors are to modern vehicle designs equipped with smart technology capabilities. These technologies aren’t just limited to the fully electric or hybrid models, which have existed for years now, but have expanded to include SUVs and minivans outfitted with a tablet on the dashboard and a camera built into the rearview mirror. With Deloitte projecting that 45% of the cost of a new car will come from electronic systems by 2030, the importance of chips is only growing.
This is especially true with FPGAs. The most technologically advanced cars can have up to 10-12 FPGAs inside them, all performing varying functions given their inherent flexibility and small size. From infotainment systems, advanced driver assistance systems (ADAS), in-cabin artificial intelligence for human presence detection, and secure battery management, FPGAs are spread up and down vehicle designs and are making cars smarter than ever before.
E-mail This Article | Printer-Friendly Page |
|
Related Articles
- Why Transceiver-Rich FPGAs Are Suitable for Vehicle Infotainment System Designs
- FPGAs - The Logical Solution to the Microcontroller Shortage
- Integration of power:communication interfaces in smart true wireless headset designs
- Implementing digital processing for automotive radar using SoC FPGAs
- Tips and Tricks: Using FPGAs in reliable automotive system design
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)