Handling the Challenges of Building HPC Systems We Need
By K. Charles Janac, Arteris
EETimes (September 6, 2023)
What is the secret of humanity’s success? What has given us the ability to build wonders, such as Stonehenge in England, the Pyramids of Egypt and the Great Wall of China? Humans are small, weak and slow compared with many other animals. So what has equipped us with the capacity to spread across the globe, visit the ocean’s depths, walk on the moon and—in the not-so-distant future—travel to other planets in our solar system? The ability to think abstractly, use language to communicate complex ideas and collaborate are the determining factors.
Our capacity to communicate has been augmented by storing and sharing acquired knowledge. The earliest known writing system was cuneiform, which originated in Mesopotamia around 3100 BCE. Later, in Europe, it became common to use parchment and vellum. The Chinese created paper in 105 CE, but it still required humans to transcribe information one character at a time, which was time-consuming and inherently prone to error. The invention of the movable-type printing press in 1440 CE was a game-changer, leading to the widespread creation and distribution of numerous books. This, in turn, enabled human knowledge to grow exponentially. Until a few decades ago, books were the primary source of information for most people.
E-mail This Article | Printer-Friendly Page |
|
Arteris Hot IP
Related Articles
- Design Challenges Drive Need for New Routing Architecture
- Accelerating SoC Evolution With NoC Innovations Using NoC Tiling for AI and Machine Learning
- Key considerations and challenges when choosing LDOs
- NoCs and the transition to multi-die systems using chiplets
- How to Turbo Charge Your SoC's CPU(s)
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)