English
Revolutionizing Chip Design with AI-Driven EDA
By Thomas Andersen, Synopsys
electronicdesign.com (September 2, 2024)
Artificial intelligence is fueling innovation across industries, driving demand in the semiconductor industry for more chips with exponentially more performance and energy efficiency. Not surprisingly, the chip industry has turned to AI to help meet these needs. By leveraging AI to automate tedious tasks throughout the chip design and development flow, as well as enhance human creativity and decision-making, AI is now fueling new chip design innovations that would have been unimaginable just a few years ago.
In this article, we’ll explore how chip designers are leveraging AI in innovative ways. These involve the acceleration of chip development despite growing complexity, designing for specific use cases like high-performance computing and automotive, and addressing the growing semiconductor engineering workforce gap.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Synopsys, Inc. Hot IP
Related Articles
- AI-driven SRAM demand needs integrated repair and security
- Synopsys Foundation IP Enabling Low-Power AI Processors
- Synopsys 3DIO Solution for Multi-Die Integration (2.5D/3D)
- Maximizing Performance & Reliability for Flash Applications with Synopsys xSPI Solution
- Three Major Inflection Points for Sourcing Bluetooth Intellectual Property
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow