D&R Industry Articles (October 2015)
Articles for the Week of October 26, 2015

Firmware Compression for Lower Energy and Faster Boot in IoT Devices
The phrase “IoT” for Internet of Things has exploded to cover a wide range of different applications and diverse devices with very different requirements. Most observers, however, would agree that low energy consumption is a key element for IoT, as many of these devices must run on batteries or harvest energy from the environment.Articles for the Week of October 19, 2015

Designing High Performance Interposers with 3-port and 6-port S-parameters
This paper will interpret multiport S-parameters for several memory interposer design cases. This will help the audience understand some of the performance characteristics that can be inferred from the S-parameters, as well as some of the interactions between the interposer and the device under test and probing system- System on Chip, or System on Chips: The Many Paths to Integration
- Scan Lockup Latches - Significant Role in Congestion
Articles for the Week of October 12, 2015

Architect a Next-Gen 802.11ac Wave 3 Software-Defined Modem
This paper presents an evolution of the RivieraWaves Stream architecture for next-generation 802.11 ac Wave 3, which can support complex configurations up to 8x8 MU-MIMO with 160MHz bandwidth.- FPGAs & Functional Safety in Industrial Applications
- Best design practices for DFT
- Challenges in verifying PCI Express in complex SoCs
Articles for the Week of October 5, 2015

PCIe error logging and handling on a typical SoC
This paper details first PCIe errors, error logging and then the error handling on a typical SoC.- Timing closure in multi-level partitioned SoCs
- Reuse UVM RTL verification tests for gate level simulation
- Design Rule Violation fixing in timing closure
Articles for the Week of September 28, 2015
Additional Articles