Open-Silicon - Articles

≡ Menu Design And Reuse

Design And Reuse


D&R Industry Articles \| Most Popular \| SoC News Alerts \|

Open-Silicon

Title Sign Up for SoC News Alert	Publication


Multi-Channel Multi-Rate (MCMR) Forward Error Correction (FEC) - IP for High Speed Networking Applications	May. 21, 2018

Custom Corner Characterization for Optimal ASIC/SoC Designs	May. 26, 2016

Careful IP Integration Key to First-Pass Silicon	Apr. 26, 2016

Enable IoT ASIC Design Using Platforms	Jan. 08, 2016

Greater Debug of a SoC having heterogeneous ARM Core's	Nov. 09, 2015

Virtual Prototyping Platform with Flash Memory	Mar. 30, 2015

Overcoming advanced SoC routing congestion with 2.5D system in packaging	May. 19, 2014

Auto Clock Generation in a SoC	May. 05, 2014

Reusable Test-Case Methodology for SoC Verification	Mar. 24, 2014

Design planning for large SoC implementation at 40nm - Part 2	Jul. 15, 2013

Design planning for large SoC implementation at 40nm: Guaranteeing predictable schedule and first-pass silicon success	May. 20, 2013

Using 3rd Party IP in ASIC/SoC Design	Feb. 04, 2013

Ensuring Successful Third Party Intellectual Property (IP) Integration	Mar. 26, 2012

ESL anyone?	Feb. 02, 2011

Previous Headlines:

2024

Dec

2023

2022

2021

2020

2019

2018

2017

2016

2015

2014

2013

2012

2011

2010

2009

2008

2007

2006

2005

2004

2003

2002

2001

2000

1999

© 2024 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.

Partner with us

Partner with us

List your Products

Suppliers, list your IPs for free.

List your Products

Design-Reuse.com