English
Aeonic Generate Digital PLL for multi-instance, core logic clocking
Industry Expert Blogs
|
Low-Power Design with FPGAs: The BasicsSteve Leibson - Steve LeibsonOct. 04, 2010 |
Spiraling complexity in all facets of electronic design often cause us to take our eyes off the basics. A recent paper presented at the IEEE International Conference on Intelligent Control and Information Processing (ICICIP 2010), held in Dalian, China in August is helpful simply by reminding us of some of the basics of low-power system design when using FPGAs. The paper’s title is “Survey of FPGA Low Power Design” and it was written by Fuming Sun, Haiyang Wang, Fei Fu, and Xiaoying Li. Sun is with University of Science & Technology, Beijing, China. Wang is with JiangNan Institute of Computing Technology, China. Fei Fu is with PLA 65035 troops, China. Li is with the Cadence Beijing R&D Center.
Related Blogs
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Extending Arm Total Design Ecosystem to Accelerate Infrastructure Innovation
- Experts Talk: RISC-V CEO Calista Redmond and Maven Silicon CEO Sivakumar P R on RISC-V Open Era of Computing
- Arm and Arteris Drive Innovation in Automotive SoCs