English
2.5D Multi-Core Raster & Vector Graphics Processor for low-power SoCs with Microcontroller
Industry Expert Blogs
|
EDA Industry Financial AnalysisGabe on EDA - Jay VleeschhouwerMar. 03, 2011 |
This research note will have some brief comments on the Cadence Design analyst meeting held in New York on February 23. In addition, with Mentor Graphics and Synopsys (and Magma Design) having reported their latest results, we can get a view of combined product bookings, from which we can gauge underlying growth for the majority of the industry.
Related Blogs
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Semiconductor Design Firms are Embracing the Public Cloud. Here are 5 Reasons Why.
- Arm and Arteris Drive Innovation in Automotive SoCs
- Moortec "Let's Talk PVT Monitoring" Series with CTO Oliver King