English
Aeonic Generate Digital PLL for multi-instance, core logic clocking
Industry Expert Blogs
|
Intel Briefing: Tri-Gate Technology and Atom SoCSemiWiki - Daniel NenniJul. 18, 2011 |
Sorry to disappoint but my 2 hours at the Intel RNB was a very positive experience. It is much more fun writing negative things about industry leaders because I enjoy the resulting hate mail and personal attacks, but the candor and transparency of the Intel guys won me over. They even asked ME questions which was a bit telling. I also picked up a very nice Intel hat. I now blog for hats!
Related Blogs
- Let's Talk PVT Monitoring: Understanding Your Chip's Age
- What's Behind The Power Savings
- Let's Talk PVT Monitoring: Thermal Issues Associated with Modern SoCs - How Hot is Hot?
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Moortec "Let's Talk PVT Monitoring" Series with CTO Oliver King