English
Industry Expert Blogs
|
Video, Part 2: Cadence Demonstrates PCIe Gen3 Advanced FeaturesCadence IP Blog - Stella MurphyAug. 04, 2011 |
Welcome back for Part 2 of a two-part PCI-SIG video demo featuring Cadence’s PCI Express Gen3 Controller IP advanced capabilities, with a discussion on Single Root I/O Virtualization (SR-IOV). Part 1 was covered in a recent blog post.
What is SR-IOV? Briefly, SR-IOV is a specification that allows a PCIe device to appear to be multiple separate physical PCIe devices. PCI-SIG created and maintains the SR-IOV specification with the goal of having a standard specification to help promote interoperability. One of the milestones achieved for Cadence’s design IP for PCI Express Gen3 is proving SR-IOV interoperability in silicon against an Intel chipset.
Related Blogs
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- PCI-SIG DevCon 2013: M-PCIe with M-PHY Shifts into GEAR 3
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Rambus Demonstrates Advancing Data Center Capabilities with CXL Over Optics