English
MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, 12nm, N7, N6, N5, N3E)
Industry Expert Blogs
|
Announcing DDR4 IP: lower power, higher data ratesThe Eyes Have it : A Mixed-signal IP Blog - Navraj Nandra, SynopsysSep. 18, 2012 |
DDR4 is the next generation DRAM standard that JEDEC is expected to publish in the near future. Once it becomes widely available, DDR4 will offer higher performance and lower overall system power as compared to DDR3. Many SoC developers want to defer any market-limiting decisions about their SoC designs until as late as possible. Most do not even know if they need DDR4 or not but they still want the option to take advantage of it in the future, especially if it becomes cheaper than DDR3, offering the SoC customer a lower BOM cost option.
