English
Aeonic Generate Digital PLL for multi-instance, core logic clocking
Industry Expert Blogs
|
Altera's Precocious Play At 20nmMannerisms - David MannersNov. 02, 2012 |
The Xilinx-Altera ding-dong is one of the staple axes of the semiconductor industry and often the slings and arrows of their respective fortunes depend on each company's response to a new process node.
Altera performed well on 40nm while Xilinx screwed up.
On 28nm, Xilinx got there first and is determined to extend its market share lead as a result.
On 20nm, Altera is making a precocious play, announcing the launch of a product for next year which will have 60% better 'total' power saving (i.e. active + static power saving) than the 28nm range.
