English
MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, 12nm, N7, N6, N5, N3E)
Industry Expert Blogs
|
A Strategy to Verify an AXI ACE Compliant Interconnect - Part 3 of 4VIP Central - Ray VargheseFeb. 11, 2013 |
In the last post of the series I wrote about basic coherent testing. In this post I will discuss some of the nuances of the specification relative to accesses to overlapping addresses. Since multiple masters may be sharing the same location and the data could be distributed across the caches of different masters, this is an important part of the verification of a coherent system. The interconnect plays a very important role in maintaining coherency for such accesses.
Related Blogs
- A Strategy To Verify an AXI/ACE Compliant Interconnect (3 of 4)
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- A Strategy To Verify An AXI ACE Compliant Interconnect - Part 2 of 4
- Moortec "Let's Talk PVT Monitoring" Series with CTO Oliver King