Industry Expert Blogs

This is the second part of a three part series discussing SystemVerilog interfaces and strategies for dealing with parameterization.

In the first part of this series the basic concepts of SystemVerilog interfaces were introduced and the problems that parameterization of those interfaces introduce to testbench code was described. This post will describe a possible workaround for this problem, but one that comes with a price…

Click here to read more ...