Industry Expert Blogs
Simplifying Debug of Memory ModelsVIP Experts Blog - SynopsysMar. 24, 2016 |
Synopsys VC VIP provides Verdi Protocol Analyzer, a protocol and memory aware debug environment . In my previous blog Debugging Memory Protocols with the Verdi Protocol Analyzer, I discussed the value add for using the Verdi Protocol Analyzer to debug memory protocols easily and efficiently. Also, I described how easy it is to look at a specific command as a transaction rather than as interpreted signals. In this blog I’m going to show another feature that makes Verdi Protocol Analyzer the tool of choice for debugging memory protocol issues and for validating proper system behavior. Furthermore, the tool can be used for verification of the command sequencer and the interaction between the DUT and the memory models. The feature, we are going to look at today, is synchronizing transactions to the corresponding signals.
Related Blogs
- QVIP provides thoroughness in verification
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Debugging Memory Protocols with the Verdi Protocol Analyzer
- The design of the NoC is key to the success of large, high-performance compute SoCs
- Digitizing Data Using Optical Character Recognition (OCR)