English
Aeonic Generate Digital PLL for multi-instance, core logic clocking
Industry Expert Blogs
|
Best Practices for Power Management in SoCs TodaySonics, The Official Blog - Rich WawrzyniakMay. 23, 2017 |
Interview with a Power Management Architect
Dynamic Power Management has become a ‘must-have’ in Systems-on-a-Chip (SoC) design today because of tightening power budgets and rising transistor counts. These increases mainly stem from evolving market requirements for more device functionality and richer feature sets being made available to meet changing market requirements. The semiconductor industry has responded with a plethora of different solutions to these issues.
Semico Research Corp. conducted an interview with Jawad Haj-Yihia, a Power Management Architect formerly of Intel Corp. in Israel. The following article represents key aspects of that interview delving into many of the issues that confront Power Management Architects in the industry today.
