2.5D Multi-Core Raster & Vector Graphics Processor for low-power SoCs with Microcontroller
Industry Expert Blogs
Cooking Up Better Performance for Arm-Based SoCsCadence Blog - Vinod Khera, CadenceApr. 17, 2024 |
With increasing complexity, ascertaining performance in Arm-based SoCs design has become challenging, as it involves system-wide protocols connecting multiple IP in collaboration to deliver the expected performance. Verification teams must do the performance verification at the system level to ensure data integrity and avoid any bandwidth throttling or cache coherency issues at a later stage. However, it is difficult for developers to evaluate this combination's performance running the anticipated mix of workloads. Integrating more functionality and multicores suits the customer's expectations and market demands, but it introduces tremendous challenges for SoC verification teams.
Related Blogs
- Arm and Arteris Drive Innovation in Automotive SoCs
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- The design of the NoC is key to the success of large, high-performance compute SoCs
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- POWER FIRST - "Subduing The Power Management Storm"