Rambus Unveils Micro-Threading In DRAM Cores
Delivers up to 4x performance improvement in 3D graphics and other applications
LOS ALTOS, Calif. - April 4, 2005 - Rambus Inc. (Nasdaq:RMBS), one of the world's premier technology licensing companies specializing in high-speed chip interfaces, today unveiled an architectural breakthrough of applying micro-threading to DRAM cores. This innovation significantly increases memory subsystem efficiency, resulting in up to four times greater performance when compared to a traditional DRAM in applications such as 3D graphics, advanced video imaging, and network routing and switching.
Micro-threading increases memory system efficiency by enabling DRAMs to provide more usable data bandwidth to requesting memory controllers. A single core operation of a typical mainstream DRAM provides a larger amount of data than needed by many applications. As a result, large amounts of memory bandwidth are used to deliver a small amount of relevant data. Micro-threading enables the DRAM to provide several smaller relevant pieces of data in place of a single larger piece of data, resulting in higher memory bandwidth efficiency while minimizing power consumption.
"By applying micro-threading to a DRAM core, we are continuing our tradition of innovation by designing and developing advanced technologies to improve the bandwidth between DRAMs and their associated memory controllers," said Laura Stark, vice president of Platform Solutions at Rambus. "We look forward to working with our various DRAM partners to bring this exciting new technology to the market in high-volume applications."
With the application of micro-threading to a DRAM core, separate addresses are provided to different DRAM core partitions, enabling the requesting controller to generate multiple micro-RAS and micro-CAS operations in the same time it would take to generate a single RAS or CAS command to a standard DRAM. Simultaneously accessible banks allow for concurrent retrieval of data, which are then bundled into a single transmission.
Realistic interactive 3D applications such as games and visualization software require more complex scenes, composed of increasingly smaller textured polygons or triangles. A Rambus analysis showed that a standard GDDR SDRAM being used in a 3D application can deliver between 50 and 125 million triangles per second. If the same GDDR SDRAM were to be enhanced with micro-threading, the rate of delivered triangles would increase to between 100 and 500 million triangles per second. By enabling higher triangle rendering rates, micro-threading, as it is applied to a DRAM core, benefits the end user experience by providing richer visuals.
Micro-threading may be applied to existing DRAM cores with relatively low incremental cost. To benefit from the performance increase, DRAM controllers interfacing with micro-threaded DRAMs need to be optimized for the new technology. This patent pending micro-threading technology is available for licensing today. For more information on micro-threading and other Rambus innovations, please visit www.rambus.com.
About Rambus Inc.
Rambus is one of the world's premier technology licensing companies specializing in the invention and design of high-speed chip interfaces. Since its founding in 1990, the company's innovations, breakthrough technologies and integration expertise have helped industry-leading chip and system companies solve their most challenging and complex I/O problems and bring their products to market. Rambus's interface solutions can be found in numerous computing, consumer, and communications products and applications. Rambus is headquartered in Los Altos, California, with regional offices in Chapel Hill, North Carolina; Bangalore, India; Taipei, Taiwan; and Tokyo, Japan. Additional information is available at www.rambus.com.
Rambus and the Rambus logo are registered trademarks of Rambus Inc. All other trade names are the service marks, trademarks, or registered trademarks of their respective owners.
|
Related News
- Rambus Unveils New Model to Monitor Energy Consumption in DRAM Devices
- Rambus Unveils PCIe 7.0 IP Portfolio for High-Performance Data Center and AI SoCs
- Morse Micro Unveils Wi-Fi CERTIFIED HaLow Platform and Industry's First 8MHz Reference Design
- Unisantis unveils Dynamic Flash Memory as DRAM alternative
- Rambus Unveils Vaultify Trade for Secure Transaction and Storage of Crypto Assets on Blockchain
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |