LogicVision Showcases High-Speed I/O Test Technology at SEMICON West Conference
Company’s Breakthrough Technology Selected for Prestigious Technology Innovation Showcase
SAN JOSE, Calif. — July 8, 2005 — LogicVision, Inc. (NASDAQ: LGVN), a leading provider of yield learning capabilities that enable its customers to quickly and efficiently improve product yields, today announced its innovative high speed embedded SerDes I/O test technology has been selected as one of the emerging technologies to be highlighted in the Technology Innovation Showcase (TIS) at SEMICON West, July 12 – 14. The TIS will be located in the Emerging Technologies Hall, Esplanade, at Moscone Center in San Francisco. TIS winners are selected by a jury of technologists for the promise their innovations hold for the future of microelectronics and nano-electronics manufacturing.
The TIS includes technical presentations and an exhibit pavilion featuring displays from each of the participating companies and organizations. Stephen Sunter, an engineering director at LogicVision, will be presenting Embedded SerDes Test on the TIS stage on Thursday July 14th at 12:50pm.
LogicVision’s Embedded SerDes Test (EST) product is an IP-based technology that provides unique capabilities for testing ICs with an unlimited number of high-speed serial data channels operating at any frequency, from less than 1 Gbps to more than 10 Gbps. EST provides test accuracy comparable to that of the highest performance external equipment, but is compatible with any ATE platform. The ability of EST to diagnostically measure waveshape, jitter, and jitter tolerance, in millisecond test times, can improve yield and quality, and reduce test cost. The technology has been verified in silicon on SerDes channels running over 3 Gbps.
About LogicVision Inc.
LogicVision, Inc. (NASDAQ: LGVN), provides unique yield learning capabilities in the design for manufacturing space. These capabilities enable its customers, leading semiconductor companies, to more quickly and efficiently learn to improve product yields. The company’s advanced Design for Test (DFT) product line, ETCreate, works together with ETAccess and SiVision yield learning applications to enable increased profit by reducing device field returns, reducing test costs, and accelerating both time to market and time to yield. LogicVision solutions are used in the development of semiconductor ICs for products ranging from digital consumer goods to wireless communications devices and satellite systems. LogicVision was founded in 1992 and is headquartered in San Jose, Calif. For more information visit www.logicvision.com.
FORWARD LOOKING STATEMENTS:
Except for the historical information contained herein, the matters set forth in this press release, including statements as to the expected features and benefits of the company’s products and technology, such as improvements in yield and quality and reductions in test costs, are forward-looking statements within the meaning of the Private Securities Litigation Reform Act of 1995. These forward-looking statements are subject to risks and uncertainties that could cause actual results to differ materially, including, but not limited to, the impact of competitive products and technological advances, including changes in ATE platforms, and other risks detailed in Form 10-Q for the quarter ended March 31, 2005, and from time to time in LogicVision's SEC reports. These forward-looking statements speak only as of the date hereof. LogicVision disclaims any obligation to update these forward-looking statements.
LogicVision, Embedded SerDes Test, LogicVision Ready and LogicVision logos are trademarks or registered trademarks of LogicVision Inc. in the United States and other countries. All other trademarks and service marks are the property of their respective owners.
|
Related News
- LogicVision Announces Breakthough High-Speed I/O Test Technology
- Rambus India High-Speed I/O Design Team Achieves First Silicon Success; TSMC 90nm PCI Express* 2.5Gbps design fully characterized and compliant to specification
- LogicVision and DA-Test Collaborate to Provide Low Cost High Speed SerDes I/O Test
- LogicVision and GDA Technologies Partner to Deliver LogicVision's Unique High Speed I/O Test IP
- Toshiba Adds Multi-Protocol High-Speed SERDES I/O Core Family That Meets High Speed Requirements of Storage, Networking, Consumer and Gaming Markets
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |