UMC adds open-source processor to flow
![]() | |
EE Times: UMC adds open-source processor to flow | |
Peter Clarke (09/27/2005 9:20 AM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=171200893 | |
LONDON Semiconductor foundry United Microelectronics Corp. has added use of an open source 32-bit Sparc processor to a low-power reference design flow for its 130-nm manufacturing process, the company said Tuesday (Sept. 27). UMC (Hsunchu, Taiwan) said its latest design offering delivers a more predictable path to silicon success and included RTL-to-GDSII flows incorporating the tools from Cadence Design Systems Inc. and Mentor Graphics Corp. The Leon2 was developed by Jiri Gaisler, the founder of Gaisler Research AB (Goteborg, Sweden). The reference flow provides the user with an understanding of the low-power design flow and in-depth DFT using the Leon2 based test chip as a reference design, UMC said. Gaisler began making its processor design available on a commercial basis with the advent of the Leon3 processor (see Feb. 24 story).
| |
- - | |
Related News
- Codasip Teams Up with Western Digital to Support Adoption of Open-Source Processors
- Bluespec, Inc. Releases a Second Family of Open-Source RISC-V Processors to Spur Open Innovation
- Open-source effort brings SystemC to masses
- ST halts open-source FPGA project
- Open-source cores to aid in system design
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |