UMC adds open-source processor to flow
EE Times: UMC adds open-source processor to flow | |
Peter Clarke (09/27/2005 9:20 AM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=171200893 | |
LONDON Semiconductor foundry United Microelectronics Corp. has added use of an open source 32-bit Sparc processor to a low-power reference design flow for its 130-nm manufacturing process, the company said Tuesday (Sept. 27). UMC (Hsunchu, Taiwan) said its latest design offering delivers a more predictable path to silicon success and included RTL-to-GDSII flows incorporating the tools from Cadence Design Systems Inc. and Mentor Graphics Corp. The Leon2 was developed by Jiri Gaisler, the founder of Gaisler Research AB (Goteborg, Sweden). The reference flow provides the user with an understanding of the low-power design flow and in-depth DFT using the Leon2 based test chip as a reference design, UMC said. Gaisler began making its processor design available on a commercial basis with the advent of the Leon3 processor (see Feb. 24 story).
| |
- - | |
Related News
- Codasip Teams Up with Western Digital to Support Adoption of Open-Source Processors
- Bluespec, Inc. Releases a Second Family of Open-Source RISC-V Processors to Spur Open Innovation
- Open-source effort brings SystemC to masses
- ST halts open-source FPGA project
- Open-source cores to aid in system design
Breaking News
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- YorChip announces patent-pending Universal PHY for Open Chiplets
- PQShield announces participation in NEDO program to implement post-quantum cryptography across Japan
Most Popular
- Qualitas Semiconductor Signs IP Licensing Agreement with Edge AI Leader Ambarella
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura's Cyberthreat Intelligence Tool
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Alchip Opens 3DIC ASIC Design Services
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
E-mail This Article | Printer-Friendly Page |