Expert I/O offers system verification component for Serial ATA
(03/17/2006 1:55 PM EST)
SAN FRANCISCO — Design and verification service provider Expert I/O is now offering a system verification component (SVC) specifically designed for thorough verification of Serial ATA port multipliers, port selector ASICs and FPGAs using both random and directed simulation.
According to Expert I/O (Simi Valley, Calif.), the component, SATA PM/PS SVC, is constructed using a layered approach so that each layer interface can be used to speed up construction of directed tests. The SVC supports constrained randomization parameters throughout the layers to aid in coverage during randomized testing, according to the company.
E-mail This Article | Printer-Friendly Page |
|
Related News
- Xilinx Ships Virtex-5 FXT FPGAs, Delivering the Ultimate in System Integration for Designs That Demand High-Performance Processing and High-Speed Serial I/O
- Flex Logix Qualifies Serial I/O IP From CAST And SOC Solutions For EFLX Embedded FPGA
- OneSpin Solutions Offers Full Availability of its Cloud Computing System After Successful Beta Program
- Cadence Announces New Verification IP Models For Latest Memory Standards
- ExpertIO announces PCI Express System Verification Component
Breaking News
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
- MIPI Alliance Announces Board Leadership Appointments
- Alphawave Semi Q4 2024 Trading and Business Update
- ST-GloFo fab plan shelved
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- YorChip announces patent-pending Universal PHY for Open Chiplets