Cost of engineering is only one consideration, says Infineon CEO
(05/16/2006 2:28 PM EDT)
SAN FRANCISCO — There are those who believe that the vast majority of semiconductor design work will be done in the not-so-distant future in China, India and other emerging nations. But that's not the case, according to Wolfgang Ziebart, president and CEO on Infineon Technologies AG CEO, who said in an exclusive interview with EE Times that the need for the innovation that springs from working in close proximity to customers far and away outweighs the benefit of reduced labor costs.
During the recent interview, Ziebart said there are a number of factors to take into account when considering the location of a design team. Cost, he said, is only one factor, and not the most important.
"You have to have a strong presence where the elite customers are," Ziebart said, adding that innovation most often occurs when customers and designers meet regularly to work together on a design. "That is how innovation works," he said. "Innovation does not happen from a customers sending out a specification and a vendor giving them a quote."
Maintaining design centers in remote locations where engineering talent is less expensive, such as rural areas and emerging nations, makes sense only for relatively established parts that don't require much innovation, Ziebart said. In those cases, companies can derive a significant benefit from having them designed in areas where engineering costs are lower, Ziebart said.
Infineon's XC800 family of 8-bit microcontrollers, introduced in 2005, is a case in point. This family of industry standard 8051 architecture-based products, which was designed at the company's design center in Xi'an, China, includes a whooping 40 derivatives.
"That would have been impossible to do with the cost structure in Germany and the United States," Ziebart said.
E-mail This Article | Printer-Friendly Page |
Related News
- EU chip plan would cost €500bn, says NXP CEO
- Lip-Bu Tan quit Intel board after "differences" with CEO, says Reuters
- Rapidus Set to Open 2-nm Pilot Fab, CEO Says
- Intel to invest $95bn in Europe over 10 years, says CEO
- Apple to Start Mass Producing Self-Designed Mac SoC, Projected to Cost under US$100, in 1H21, Says TrendForce
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards