picoTurbo Announces New Worldwide Alliance Program for Design Partners - picoTurbo DesignerNet[tm] Program
picoTurbo Announces New Worldwide Alliance Program for Design Partners - picoTurbo DesignerNet[tm] Program
GOYA Technology First Approved DesignerNet Partner
MILPITAS, CA - August 21, 2000 - picoTurbo, Inc. a premier developer of 16/32 bit embedded RISC microprocessor cores for wireless Internet devices, today announced the formation of a new worldwide alliance program called picoTurbo[tm] DesignerNet[tm]. The picoTurbo DesignerNet program was established to meet the growing requirements for picoTurbo system-on-chip (SOC) designs by certified design partners. This program will increase the number of picoTurbo trained design resources that have the tools, training and experience to implement quality picoTurbo based designs.
"Worldwide alliances with certified design centers are a key component of picoTurbo's corporate strategy, and we plan to continue contributing significantly to this strategy by working with our design partners to give our customers the most resourceful choices in the industry. Our Design partners like the fact that the picoTurbo RISC architecture offers high performance, great flexibility, and low power consumption," said Bruno Kajiyama,VP of Marketing at picoTurbo, Inc. "We are proud to announce that GOYA Technology is the first picoTurbo approved DesignerNet partner. Several other design partners around the world will be announced in the next few months."
"By partnering with picoTurbo, we are introducing to customers with a more efficient, less expensive way to design system-on-chip (SOC) technology. Our experience team of ASIC services will assist companies to respond quickly to market requirements. We are able to provide our customers with a deep insight of the process technology and backend design," said Adam Kao, Sales Manager from GOYA Technology, Inc.
To ensure quality and success for customers using the picoTurbo microprocessor cores, picoTurbo has created a multi-level approach for design partners and strict evaluation requirements. As part of the picoTurbo DesignerNet program, partners have access to picoTurbo technology, product promotions and services, as well as technical support and joint marketing opportunities. Partners are kept updated on new products and directions through access to pre-release products and picoTurbo advanced technology.
About GOYA Technology Inc.
GOYA is an ASIC house well known by the excellent handling of 0.18um, 0.25um and 0.35um ASIC services. GOYA provides IP services, ASIC turnkey services and ASIC layout services to the field. Among all TSMC's third party design alliances in Taiwan, Goya is the first one successfully support clients to tape out 0.25um and 0.18um design in TSMC. The office of GOYA is located in HsinChu, Taiwan.
About picoTurbo, Inc.
picoTurbo, Inc. is a premier provider of 16/32-bit RISC microprocessor cores that are able to execute ARM® (version 4T) instructions. Their flexible business model delivers high performance, cost-effective, low-power porting solutions of Intellectual Property, specializing in advanced wireless Internet devices. picoTurbo's consulting, training, and support services assist companies in launching reliable technology initiates quickly. picoTurbo is headquartered in Milpitas, California with a Design Center located in Taiwan.
# # #
picoTurbo, DesignerNet, pT-100, and pT-110 are trademarks of picoTurbo, Inc. All other trademarks are the property of their respective companies.
The trademark of ARM is a registered or common law trademark of ARM Holdings, Ltd.,and is used herein solely for identification and comparison purposes.
For More Information, Contacts:
picoTurbo, Inc.
Bruno Kajiyama / VP of Marketing
408-586-4716
408-586-8802 Fax
bkajiyama@picoturbo.com
Related News
- UMC Adds ARM922T[tm] To GOLD IP[tm] Program
- Eureka Delivers PowerPC IP Cores to Cypress's IP Oasis[tm] Program
- MIPS Technologies, Intrinsix Alliance Offers SoC Design Services for MIPS-Based[tm] Solutions
- picoTurbo Welcomes 11 New Partners To DesignerNet Program
- MIPS Technologies Partners with Synopsys to Provide DesignWare Users Easy Access to MIPS-Based[tm] SoC Design Environment
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |