English
Design & Reuse and Dassault Systemes announce their intent to form a strategic alliance to expand Design & Reuse's B2B leadership position in IP commerce
Design & Reuse and Dassault Systemes announce their intent to form a strategic alliance to expand Design & Reuse's B2B leadership position in IP commerce
DAC 2000 - Los Angeles (US) - Grenoble and Suresnes (France), 8 June 2000 - Design & Reuse and Dassault Systemes (NASDAQ: DASTY) today announced their intent to establish a strategic alliance to reinforce Design & Reuse's B2B leadership position in IP (intellectual property or virtual electronic components) commerce and leverage Dassault Systemes' ENOVIA Solutions for Product Data Management (PDM) and Product Life cycle Management (PLM).
Driven by the acceleration of B2B IP exchange and product integration (System on Chip, mecatronics systems, ?), the electronic industry is today going through significant transformations of its product creation processes impacting the entire product life cycle of many industry sectors (consumer electronics, consumer goods, transportation). Both companies believe that B2B IP commerce solutions will also become key to other industries, for example mechanical industries.
The objective of this alliance is to deliver and extend current Design & Reuse IP solutions taking full advantage of ENOVIA enterprise PLM solutions & infrastructure.
"This alliance with the worldwide market leader in CAD/CAM/CAE/PLM, Dassault Systemes, will be applauded by the electronic market as it dramatically reinforces Design & Reuse?s capability to provide an enterprise solution for IP commerce. It also enables Design & Reuse to establish, in a short period of time, a worldwide sales & marketing network", commented Gabriele Saucier, Chairman of the Board, Design & Reuse.
" The alliance with Design & Reuse is a clear illustration of Dassault Systemes? commitment to the telecommunication and electronic market. Design & Reuse's solutions, supported by a strong ENOVIA e-business PLM infrastructure, will provide all the scalability and the robustness to become the standard Digital Enterprise solution for B2B IP management", added Dominique Florack, Executive Vice-President Research & Development, Dassault Systemes.
Design & Reuse is the worldwide leader as a System on Chip web portal recognized for its efficient B2B forums for IP e- trading based on the IBM WebSphere e-business solution. Design & Reuse has recently launched a well-accepted IP_ML? exchange technology supported by its set of repository and exchange management software.
Dassault Systemes S.A. is the premier global software developer for the CAD/CAM/CAE/PDM II market, providing companies with e-business solutions to implement their digital enterprise, thus creating and simulating the entire product life cycle from initial concept to product in service. CATIA, ENOVIA and DELMIA solutions support industry-specific business processes to help unleash creativity and innovation, reduce development cycle time, improve quality, competitiveness and shareholder value: CATIA supports the digital product definition and simulation, DELMIA provides solutions to define and simulate lean digital manufacturing processes and ENOVIA delivers enterprise solutions that manage a comprehensive, collaborative and distributed model of the digital product, processes and resources. The combined integration creates the Digital Product life Pipeline, supporting reuse of corporate knowledge. SolidWorks and SmartSolutions, as Dassault Systemes companies, offer respectively 3D design-centric and TeamPDM software solutions based on Windows.
Information about Design & Reuse is available at http://www.design-reuse.com
Information about Dassault Systemes is available at http://www.dsweb.com
Information about ENOVIA is available at http://www.enovia.com
| Design & Reuse Press Contact: Gabriele Saucier +33 476 57 46 87 Saucier@design-reuse.com | Dassault Systemes Press Contacts: Morgane Gourcuff Dassault Systemes + 33 1 40 99 42 18 Sheri Chow Dassault Systemes of America + 1 818-673-2134 | Dassault Systemes Investor Contacts: Michele Katz / Elric Martinez Press: Brian Maddox Morgen-Walke Associates, Inc. +1 212-850-5600 Alexis d'Argent/Jean-Benoît Roquette Morgen-Walke Europe S.A. + 33 1 47 03 68 10 |
CATIA, ENOVIA and DELMIA are registered trademarks of Dassault Systemes SA.All other marks are trademarks or registered trademarks of their respective companies.
Related News
- Renesas Electronics to acquire Nokia's wireless modem business; companies to form strategic business alliance for modem technology development
- NXP and Virage Logic Strategic Alliance Accelerates NXP's Move to High Performance Mixed Signal Leadership and Further Establishes Virage Logic as an IP Power House
- AMIRIX and WELLEX form strategic alliance to offer 'Idea to Market' product solutions
- NanoXplore acquires Dolphin Design's ASIC business and strengthens its strategic position in aerospace
- Cryptomathic and PQShield form strategic alliance to offer PQC solutions for code signing and data protection in compliance with latest NIST and CNSA recommendations
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |