Aldec and Actel Deliver Co-verification Solution for ARM-based FPGA Design
HENDERSON, Nev. & MOUNTAIN VIEW, Calif.--March 12, 2007--Aldec, Inc., a pioneer in mixed-language simulation and advanced design tools for ASIC and FPGA devices, today announced the release of CoVer(TM), a Windows®-based hardware/software co-verification solution, for Actel Corporation. Easing hardware and software integration for engineers using Actel's field-programmable gate arrays (FPGAs) with an ARM processor, such as Actel's CoreMP7 soft ARM7(TM) core, CoVer provides control and visibility across engineering teams, which translates into shorter design schedules and lower project costs.
"CoVer is the only product on the market offering hardware-accelerated HDL simulation environment for hardware designers and high-speed prototyping-like debugging for software developers, bridging the gap between system-on-chip (SoC) engineers," stated Dr. Stanley Hyduke, president of Aldec, Inc. "This approach delivers fully synchronized debugging functionality of peripherals, ARM processors embedded in Actel devices and memories from tools like Active-HDL mixed-language simulator and a commonly used GDB debugger."
Jake Chuang, senior director, application solutions marketing at Actel, said, "As more and more designers utilize industry-standard ARM processors in FPGAs, the abundance of software and support available, such as Aldec's innovative CoVer hardware/software co-verification solution, enables designers to get system-level products to market quickly and reduce cost and risk."
System Performance
Utilizing Aldec's patented Smart Clock technology to enable fastest hardware verification and on-demand debugging, the CoVer technology is based on using two clock sources: an HDL simulator generated clock (sw clk) and a hardware oscillator generated clock (hw clk). The programmable Smart Clock unit constantly monitors the AHB Bus to identify bus transactions to Custom Peripherals simulated in HDL. Whenever the transaction to the programmed address range is detected, the system clock is switched to the HDL simulator, allowing for debugging of the AHB bus and peripherals. Once the transaction is completed, the clock is switched back to the hardware oscillator enabling processor debugging with a speed of prototyping solutions.
Hardware in-the-loop
The CoVer solution integrates the Active-HDL simulator with the board. The CoreMP7 processor memory and standard peripherals reside in Actel's ARM-enabled M7A3P1000 ProASIC3 FPGA on the board. Aldec's patented sw/hw interfacing allows for the simulation and debugging in Active-HDL waveform viewer. The board is connected to the workstation through 32/64 bit to 33/66MHz PCI slot, providing ease of use and high performance. Reprogrammable through PCI or JTAG, the reusable CoVer board can be used for any CoreMP7-based embedded design.
Components
The CoVer solution provides engineers with a complete HW/SW co-verification toolset:
-
Aldec Active-HDL (Designer Edition) mixed-language simulator
-
Actel's CoreConsole IP Deployment Platform
-
Actel Libero® Integrated Design Environment (IDE) - Gold edition
-
Reusable FPGA-based prototyping board with Actel's ARM7-enabled ProASIC3 FPGA and CoreMP7 soft ARM7 core
-
Software development system, including Actel's SoftConsole program development environment
Availability
CoVer for Actel is available today for $4,995 and includes Active-HDL (Design Edition) mixed VHDL and Verilog, CoVer HW/SW co-verification software and the Actel Libero integrated design environment. All licenses are for one year and can be purchased from Aldec directly or from an authorized distributor sales@aldec.com.
About Aldec
Aldec, Inc., established in 1984, is committed to delivering high-performance, HDL-based design verification software for UNIX, Linux, Solaris and Windows platforms. Additional information on Aldec and all its products can be found at www.aldec.com.
About Actel
Actel Corporation is the leader in single-chip FPGA solutions. The company is traded on the NASDAQ National Market under the symbol ACTL and is headquartered at 2061 Stierlin Court, Mountain View, Calif., 94043-4655. For more information about Actel, visit www.actel.com.
|
Related News
- Axis Systems Unveils XoC HW/SW Co-Verification for ARM-based SoC Designs
- Cadence and Arm Deliver First SoC Verification Solution for Low-Power, High-Performance Arm-Based Servers
- Summit Design And ARM To Support Visual Elite ESC Co-Design And Co-Verification Platform
- Arm and Co-Design Automation Provide High-Speed Co-Verification Solution for Embedded Systems
- Synopsys and Hitachi Deliver First Hardware/Software Co-Verification Models for SH3-DSP and SH-4 Processor Cores
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |