English
OneSpin Solutions Delivers First Equivalence Checker Dedicated to FPGA Synthesis Verification
No-Compromise 360 EC-FPGA Increases Verification Productivity and Shatters Price Barriers
MUNICH, Germany & SUNNYVALE, Calif. -- December 10, 2007 -- OneSpin Solutions GmbH, an electronic design automation (EDA) company that provides award-winning formal verification solutions, today announced its stand-alone 360 EC-FPGA equivalence checker – the industry’s first sequential equivalence checking solution dedicated to and priced for the FPGA market. It is the only equivalence checker to support all sequential optimizations performed by FPGA synthesis tools. It thus enables designers to verify functionality without disabling the advanced synthesis optimizations vital to achieving functional, performance and cost goals. Formerly an extension of OneSpin’s established 360 EC-ASIC equivalence checker, 360 EC-FPGA now is packaged stand-alone and priced for broad application in the FPGA market. OneSpin also has extended 360 EC-FPGA’s support to include all Altera Stratix® and Cyclone® FPGAs, and HardCopy®; most Xilinx Spartan™ and Virtex™ products; and the Synplicity® Synplify Pro® synthesis flow – including gated clock conversion.
Synthesis tool independent, 360 EC-FPGA verifies functional equivalence between the register transfer level (RTL) code and post-synthesis FPGA netlist, and between the post-synthesis netlist and post-place-and-route FPGA netlist. It efficiently proves, without time-consuming simulation, that design functionality is preserved through all implementation phases – detecting errors and mismatches introduced by sophisticated FPGA synthesis optimizations, and dramatically reducing debug time. The solution supports both prototyping and production-part verification.
Peter Feist, president and CEO of OneSpin, said, “The design of complex, highly optimized FPGAs mandates the use of equivalence checking, and designers want an FPGA-specific solution that does not compromise optimizations. We built the 360 EC-FPGA as a stand-alone, tailor-made solution to satisfy that need. Our customers tell us it fits easily into their established FPGA flows and ensures the quality of their designs. Its technological advantages and attractive pricing will help OneSpin capture the lead in this emerging market segment.”
Pricing and Availability
The new 360 EC-FPGA solution is available now for Linux 32/64 bit and Solaris 32/64 bit platforms. A one-year, time-based license for either Altera or Xilinx devices (“single vendor license”) is priced at U.S. $ 40,800. A full one-year time-based license for both Altera and Xilinx (“full license”) is priced at U.S. $ 57,100.
About OneSpin Solutions
Electronic Design Automation (EDA) company OneSpin Solutions provides award-winning, innovative formal verification solutions that ease and speed verification, and deliver the highest achievable functional quality for ASICs and FPGAs. Market-leading telecommunications, automotive, computer, and embedded system companies rely on OneSpin's verification technology. For further information please visit http://www.onespin-solutions.com.
MUNICH, Germany & SUNNYVALE, Calif. -- December 10, 2007 -- OneSpin Solutions GmbH, an electronic design automation (EDA) company that provides award-winning formal verification solutions, today announced its stand-alone 360 EC-FPGA equivalence checker – the industry’s first sequential equivalence checking solution dedicated to and priced for the FPGA market. It is the only equivalence checker to support all sequential optimizations performed by FPGA synthesis tools. It thus enables designers to verify functionality without disabling the advanced synthesis optimizations vital to achieving functional, performance and cost goals. Formerly an extension of OneSpin’s established 360 EC-ASIC equivalence checker, 360 EC-FPGA now is packaged stand-alone and priced for broad application in the FPGA market. OneSpin also has extended 360 EC-FPGA’s support to include all Altera Stratix® and Cyclone® FPGAs, and HardCopy®; most Xilinx Spartan™ and Virtex™ products; and the Synplicity® Synplify Pro® synthesis flow – including gated clock conversion.
Synthesis tool independent, 360 EC-FPGA verifies functional equivalence between the register transfer level (RTL) code and post-synthesis FPGA netlist, and between the post-synthesis netlist and post-place-and-route FPGA netlist. It efficiently proves, without time-consuming simulation, that design functionality is preserved through all implementation phases – detecting errors and mismatches introduced by sophisticated FPGA synthesis optimizations, and dramatically reducing debug time. The solution supports both prototyping and production-part verification.
Peter Feist, president and CEO of OneSpin, said, “The design of complex, highly optimized FPGAs mandates the use of equivalence checking, and designers want an FPGA-specific solution that does not compromise optimizations. We built the 360 EC-FPGA as a stand-alone, tailor-made solution to satisfy that need. Our customers tell us it fits easily into their established FPGA flows and ensures the quality of their designs. Its technological advantages and attractive pricing will help OneSpin capture the lead in this emerging market segment.”
Pricing and Availability
The new 360 EC-FPGA solution is available now for Linux 32/64 bit and Solaris 32/64 bit platforms. A one-year, time-based license for either Altera or Xilinx devices (“single vendor license”) is priced at U.S. $ 40,800. A full one-year time-based license for both Altera and Xilinx (“full license”) is priced at U.S. $ 57,100.
About OneSpin Solutions
Electronic Design Automation (EDA) company OneSpin Solutions provides award-winning, innovative formal verification solutions that ease and speed verification, and deliver the highest achievable functional quality for ASICs and FPGAs. Market-leading telecommunications, automotive, computer, and embedded system companies rely on OneSpin's verification technology. For further information please visit http://www.onespin-solutions.com.
|
||||||
Related News
- Mentor Graphics and Calypto Design Systems Announce Customer-Proven Electronic System Level Synthesis and Verification Flow Featuring Catapult C Synthesis and SLEC Sequential Equivalence Checker
- Agnisys Delivers Novel AI Technology and FPGA Support for IP and SoC Specification Automation
- Microsemi and OneSpin Solutions Target High-reliability Design Verification with Formal-based FPGA Equivalency Checking Solution
- OneSpin Delivers First SystemC Assertion-Based Formal Verification Solution
- OneSpin Solutions Adds RTL-to-RTL Equivalence Checking to Product Family
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |