Sidense Broadens OTP Offering with Additional Process Nodes at SMIC
Update: Synopsys Expands DesignWare IP Portfolio with Acquisition of Sidense Corporation (Oct. 17, 2017)
Customers Now Have Wider Access to Industry’s Smallest Footprint, Lowest Power and Highest Performance OTP IP
Ottawa, Canada and Shanghai, China - Dec. 21, 2007 - Sidense, a leading developer of Logic Non-Volatile Memory (NVM) IP cores, today announced that its one-time programmable (OTP) technology is available on Semiconductor Manufacturing International Corporation’s (SMIC) 180nm and 90nm processes.
Demand for OTP memory is growing rapidly in many applications and usages such as consumer electronics products, wireless products, code storage, product configuration, and trimming of analog circuits. “We are experiencing very strong demand for our OTP IP for chips processed from 180nm to 65nm,” said Steven Cliadakis, VP of Worldwide Sales at Sidense. “By working with SMIC, we are able to provide our customers with additional access to our IP at one more leading foundry.”
Many of today’s designs require very low power and cost-effective solutions. “Sidense’s OTP IP will allow our customers to meet their very aggressive power targets,” said Henry Liu, Senior Director, Design Services Division at SMIC. “Additionally, Sidense’s OTP is very small, which allows our customers in competitive markets, such as the consumer space, to achieve their low-cost goals.”
About Sidense
Sidense provides secure, dense and reliable non-volatile one-time programmable (OTP) memory IP for use in standard-logic CMOS processes, with no additional masks or process steps required. Sidense's patented one-transistor 1T-Fuse™ architecture provides the industry’s smallest footprint and lowest power Logic Non-Volatile Memory (NVM) solution.
Sidense OTP memory is available at 180nm, 130nm, 90nm and 65nm and scalable to 45nm and below. Ideal applications include analog trimming, code storage, encryption keys such as HDCP, RFID and Chip ID, medical, automotive, and configurable processors and logic. For more information, visit www.sidense.com.
|
Related News
- Sidense to Deliver OTP Cores in UMC's 90nm and 65nm Process Nodes
- Sidense First to Offer Antifuse OTP Supporting 1.8V IO in 40nm and 28nm Process Nodes
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass-Produced
- CFX announces commercial availability of anti-fuse OTP technology on 90nm CIS process
- SkyWater Announces Availability of SRAM Memory Compiler for 90 nm Strategic Rad Hard by Process Offering
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |