55nmHV MTP Non Volatile Memory for Standard CMOS Logic Process
Sidense Broadens OTP Offering with Additional Process Nodes at SMIC
Update: Synopsys Expands DesignWare IP Portfolio with Acquisition of Sidense Corporation (Oct. 17, 2017)
Customers Now Have Wider Access to Industry’s Smallest Footprint, Lowest Power and Highest Performance OTP IP
Ottawa, Canada and Shanghai, China - Dec. 21, 2007 - Sidense, a leading developer of Logic Non-Volatile Memory (NVM) IP cores, today announced that its one-time programmable (OTP) technology is available on Semiconductor Manufacturing International Corporation’s (SMIC) 180nm and 90nm processes.
Demand for OTP memory is growing rapidly in many applications and usages such as consumer electronics products, wireless products, code storage, product configuration, and trimming of analog circuits. “We are experiencing very strong demand for our OTP IP for chips processed from 180nm to 65nm,” said Steven Cliadakis, VP of Worldwide Sales at Sidense. “By working with SMIC, we are able to provide our customers with additional access to our IP at one more leading foundry.”
Many of today’s designs require very low power and cost-effective solutions. “Sidense’s OTP IP will allow our customers to meet their very aggressive power targets,” said Henry Liu, Senior Director, Design Services Division at SMIC. “Additionally, Sidense’s OTP is very small, which allows our customers in competitive markets, such as the consumer space, to achieve their low-cost goals.”
About Sidense
Sidense provides secure, dense and reliable non-volatile one-time programmable (OTP) memory IP for use in standard-logic CMOS processes, with no additional masks or process steps required. Sidense's patented one-transistor 1T-Fuse™ architecture provides the industry’s smallest footprint and lowest power Logic Non-Volatile Memory (NVM) solution.
Sidense OTP memory is available at 180nm, 130nm, 90nm and 65nm and scalable to 45nm and below. Ideal applications include analog trimming, code storage, encryption keys such as HDCP, RFID and Chip ID, medical, automotive, and configurable processors and logic. For more information, visit www.sidense.com.
|
Related News
- Sidense to Deliver OTP Cores in UMC's 90nm and 65nm Process Nodes
- Sidense First to Offer Antifuse OTP Supporting 1.8V IO in 40nm and 28nm Process Nodes
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass-Produced
- CFX announces commercial availability of anti-fuse OTP technology on 90nm CIS process
- SkyWater Announces Availability of SRAM Memory Compiler for 90 nm Strategic Rad Hard by Process Offering
Breaking News
- Arteris Wins Two Gold and One Silver Stevie® Awards in the 2025 American Business Awards®
- Faraday Adds QuickLogic eFPGA to FlashKit‑22RRAM SoC for IoT Edge
- Xylon Introduces Xylon ISP Studio
- Crypto Quantique announces QRoot Lite - a lightweight and configurable root-of-trust IP for resource-constrained IoT devices
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
Most Popular
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- Synopsys and TSMC Usher In Angstrom-Scale Designs with Certified EDA Flows on Advanced TSMC A16 and N2P Processes
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- M31 Collaborates with TSMC to Advance 2nm eUSB2 IP Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |