STARC and JEDA Join Forces to Ease Adoption of OSCI TLM2.0 Standard
“Although static lint checkers have been available for STARC TLM Guide, it is not enough to examine models’ dynamic behavior. STARC welcomes STARC-based JEDA TLM2.0 Checker that can check models’ dynamic conformance with STARC TLM Guide 2nd edition and OSCI TLM2.0," stated Mr. Yoshiharu Furui, Senior Manager of Design Standard Group, STARC. He expects that, “by adopting a tool like the JEDA TLM2.0 Checker the model developers increase the quality of the model, and the system developers, software engineers and hardware engineers reduce the overall time to market.”
“Checking for rule violations automatically is important to avoid interoperability problems with models coming from different source,” says Dr. Andrea Kroll, VP Marketing of JEDA Technologies. “The checker detects critical interoperability error right when they are created, which reduces virtual platform validation and debugging time significantly.”
The STARC-based JEDA TLM2.0 Checker will be available within calendar year 2009.
About STARC
Semiconductor Technology Academic Research Center (STARC) was established in December 1995 with investment from Japan’s leading semiconductor suppliers to reinforce semiconductor design capability. Since its inception, STARC has been conducting joint research with universities and the semiconductor industry to strengthen the bases of research in the field of semiconductor technology at domestic universities. The outcomes of these activities have now been utilized industry-wide in Japan through the transfer of technologies to investing companies to help their businesses, the documenting of technical standards and the licensing of technologies to partner companies for commercialization.
http://www.starc.jp/
About JEDA Technologies
JEDA Technologies enables its customers to accelerate their high level model development effort so they can reduce their ESL design risks. We provide products and solutions to measure model quality, help manage ESL design and modeling project schedules. JEDA solution significantly accelerates high level model development and enables an advanced ESL model validation process to reduce the risk of virtual platform development projects. The solution include advanced coverage tools for C++ and SystemC models as well as sophisticated checkers for OCP and TLM2.0-base SystemC models to automat self-checking and detect interoperability issues. The company was founded in 2002 and is located in Santa Clara, California. For more information, please visit www.jedatechnologies.net .
|
Related News
- JEDA Launches the First Commercial TLM2.0 Compliance Checker
- OSCI Welcomes Adoption of SystemC AMS 1.0 Standard Inside Industrial Design Flows for Mixed-Signal System Design
- eMemory Join Forces with Siemens on Groundbreaking SRAM Repair Toolset: Pre-integrated Tessent MemoryBIST with NeoFuse OTP
- Ceva and Edge Impulse Join Forces to Enable Faster, Easier Development of Edge AI Applications
- intoPIX and BCnexxt Join Forces to Revolutionize Live Playout with JPEG XS Technology
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |