S2C Offers Northwest Logic's High-Performance Memory Interface IP in China
Shanghai, China -- March 04, 2009 -- S2C Inc., a leading total solution provider in facilitating systems to chip innovations, today announced the representation of Northwest Logic Inc., a leading provider of high-performance digital Intellectual Property (IP) Cores, in China. Northwest Logic's provides IP Cores interfacing to DDR3/2 SDRAM, RLDRAM II, PCI Express, PCI-X, PCI and MIPI. S2C will provide value-added support and services for Northwest IP core users throughout different design phases. Northwest IP cores are complementary to S2C's existing product lines including other Silicon IP cores, rapid SoC prototyping on FPGA and eASIC devices.
Northwest Logic provides a broad range of high-performance, easy-to-use silicon IP cores optimized for use in both Application Specific Integrated Circuits (ASIC) and Field Programmable Gate Arrays (FPGA). Northwest Logic's IP solutions include a complete Memory Interface Solution that covers all different types of DRAM support including DDR3/DDR2/DDR/SDR SDRAM, Mobile DDR/SDR SDRAM and RLDRAM II. These memory interface cores can be packaged with optional bus interface modules that interface to standards such as AXI, AHB, and PLB. The solution support many advanced features including full arbitrated multi-port support, efficiency-driven request reordering, bank management, look-ahead processing, and ECC support. All together, these features enable a multi-port memory design with different types of bus interfaces to be quickly and easily created.
"High-performance and reliable memory interfaces are critical for today's SoC designs. We are proud to offer Northwest Logic's memory interface IP cores which are fully silicon-proven and have been licensed by over 230 companies world-wide", said Mon-Ren Chene, Chairman & CTO of S2C. "S2C with our expertise in rapid SoC prototyping on FPGA and eASIC solution offers two key value-added services to Northwest IP users in China. First, most designs today go through a FPGA prototyping stage. S2C provides out-of-box support for FPGA prototyping with its Xilinx Virtex-5 based TAI Logic Module and Northwest Logic IP cores. Second, for designs that need an accelerated production schedule or multiple rapid derivatives, S2C offers eASIC's customizable, no-mask fee, no minimum order quantity ASIC devices as an early SoC production alternative. Northwest Logic also provides comprehensive eASIC devices support including an eASIC-specific DDR PHY. This DDR PHY leverages the built-in DDR I/Os and DLLs of eASIC's Nextreme devices."
"Despite the current economic climate, we believe China's semiconductor industry will continue to grow at rapid pace. We are excited to partner with S2C to increase our promotion and support for our IP solutions to the Chinese designers", said Brian Daellenbach, President of Northwest Logics. "With S2C's strong local engineering team and spectrum of products targeting to solve SoC design challenges, we will provide our Chinese customers a one-stop user experience from design evaluation, integration, FPGA prototyping to final tape-out using Northwest IP cores."
All Northwest cores are available today in China through S2C. For more information, please contact sales@s2cinc.com.
About Northwest Logic
Northwest Logic, founded in 1995 and located in Beaverton, Oregon, provides high-performance, easy-to-use IP cores for ASICs and FPGAs. These IP cores include memory controller, PCI Express, PCI-X, PCI and MIPI cores.
About S2C
Founded and headquartered in San Jose, California, S2C is the leading total solution provider in facilitating systems to chip innovations. S2C has four major solutions for system-on-chip (SoC) development:
- Rapid SoC prototyping on Field Programmable Gate Array (FPGA)
- Third-party silicon intellectual properties (IP)
- SoC design, prototype and production services
- Customizable, zero mask-charge, no minimum order eASIC semiconductor devices
S2C's value proposition is our highly qualified engineering team and customer-focused sales force that understands our customers' commercial needs in SoC development. S2C's unique FPGA-based electronic system level (ESL) solution, using our patented TAI IP technology, enable designers easily and securely employ silicon IP to quickly assemble SoC prototypes on FPGA and immediately start software development. Combining rapid prototyping methodologies with a comprehensive portfolio of silicon IP and advanced design solutions, S2C can reduce the SoC design cycle by up to nine months.
S2C currently has 3 direct offices located in Shanghai, Beijing and Shenzhen to meet the demand for accelerated SoC design activities in China. S2C is also the organizer of the annual SoCIP seminar and exhibition in China, which brings SoC designers/professionals from the Asia-Pacific region together with international silicon IP and SoC solution vendors.
|
Related News
- ViXS Systems Selects Virage Logic's High-Performance Intelli(TM)DDR 2/3 Memory Interface IP Solution for Video Processing Systems
- Rambus and Northwest Logic Certify Interoperability of HBM2 Interface Solution for High-performance Networking and Data Center Applications
- Northwest Logic Uses Avery Design System’s High Bandwidth Memory (HBM) Model to Verify Its High-Performance HBM Controller IP Core
- Linear Technology Selects Virage Logic's AEON(R) Non-Volatile Memory for use in High-Performance Power Management ICs
- Aplus Flash Technology introduces new high-performance, low-current RFID EEPROM ip: secure and cost efficient, Aplus' rfid eeprom ip offers rfip chip designers the first easy drop-in eeprom memory solution
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |