Analysis: Inside the ARM-Xilinx deal
Richard Nass, EETimes
(10/22/2009 8:12 PM EDT)
There's a lot that's not being said about the deal announced earlier this week by ARM and Xilinx. What is known is that Xilinx has licensed ARM's Cortex processor IP, and that the two companies are developing next-generation AMBA interconnect technology. But if you read between the lines, you can see where the partnership is likely headed. First and foremost, what took so long? I wondered for years why Xilinx never adopted the ARM architecture like many of its competitors. The answer lies in the development of the next-generation AMBA bus specification, which Xilinx is calling "an optimized interconnect standard for FPGAs." Xilinx designers likely felt that without this new development, they couldn't get the maximum potential from the ARM architecture, and therefore had no desire to be a "me-too" FPGA vendor.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Analysis: In $2.5B Deal, Qualcomm & CSR Mesh
- Analysis: Synopsys-Coverity Deal Final
- Apache Design's Totem Software Adopted by Fujitsu Semiconductor for Power Noise and Reliability Analysis
- MunEDA WiCkeD Tool Suite to Enhance Circuit Analysis, Performance and Yield Optimization Has Been Selected by Toshiba
- Analysis: Why ARM-AMD makes sense
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset