Top EDA Companies Endorse Tensilica's Pin-Level SystemC Models
Update: Cadence Completes Acquisition of Tensilica (Apr 24, 2013)
Models Allow Tensilica Cores to Thrive in the SOC Dataplane
SANTA CLARA, Calif. - December 7, 2009 - Tensilica Inc. today announced that it has expanded the range of processor modeling options with the introduction of pin-level SystemC models of its Xtensa customizable dataplane processors (DPUs). With this novel feature, Tensilica now offers the widest array of modeling choices of any provider of licensable microprocessor or DSP (digital signal processing) IP cores. The pin-level models are a natural extension of Tensilica's pre-existing transaction-level (TLM) Xtensa SystemC models (XTSC), and allow designers to conduct deep simulations of the interaction between the DPUs and special-function RTL (register-transfer-level) hardware blocks at a cycle-by-cycle pin-accurate level within their existing RTL simulators, and do not require the usage of any specialized hardware/software co-simulation tool.
IC designers now can use Tensilica's fast, instruction-accurate functional models for early design exploration and software development, more detailed pipeline accurate models with TLM interfaces connected to other devices modeled in SystemC, or cycle-accurate pin-level SystemC models to verify the interconnection of the processor with tightly coupled hardware blocks via Verilog simulation. The models can be run inside all of the leading RTL simulator tools including Incisive Enterprise Simulator from Cadence, Questa from Mentor Graphics, and the VCS functional verification solution from Synopsys.
"The market requires a functional verification solution that supports SystemC TLM and accurate RTL hardware/software co-verification" stated Steven Brown, director of marketing, system design and verification, Cadence. "The Tensilica TLM and pin-level XTSC models, along with Incisive, provide the speed and accuracy needed for applying the Open Verification Methodology (OVM) to both TLM and RTL design verification."
"Mentor Graphics has seen the number of users performing hardware/software co-simulation grow," said Stephen Bailey, Director of Verification Solutions, Mentor Graphics. "By providing Transaction-level and Pin-level SystemC modeling interfaces, Questa users will be able to verify designs incorporating Tensilica cores throughout the entire design flow."
"Synopsys and Tensilica have worked together for more than 10 years to address the tough verification challenges for mutual customers," said Swami Venkat, senior director marketing, Verification Group at Synopsys, Inc. "VCS and Innovator have been supporting verification at multiple levels of abstraction, including transaction-level SystemC models, and the support for Pin-level XTSC models in VCS is a natural evolution of this collaboration."
"Our DPUs are often found tightly coupled to user logic deeply embedded in the SOC dataplane, and our goal is to continue to provide tools and models that improve designer productivity," stated Chris Jones, Tensilica's director of strategic alliances. "Pin-level SystemC modeling provides a solution to customers who want to exercise the connections between the processor and the external logic with real software running on the target. And we deliver this functionality without burdening the customer with the purchase of new co-simulation tools."
Availability
Tensilica's pin-level XTSC simulations are available now as an option to Tensilica's software developers' kit.
About Tensilica
Tensilica, Inc. - the leader in customizable dataplane processors - is a semiconductor IP licensor recognized by the Gartner Group as the fastest growing semiconductor IP supplier in 2008. Dataplane Processor Units (DPUs) combine the best capabilities of CPUs and DSPs while delivering 10-to-100-times the performance because they can be customized using Tensilica's automated design tools to meet specific dataplane performance targets. Tensilica's DPUs power SOC designs at system OEMs and five out of the top 10 semiconductor companies for products including mobile phones, consumer electronics devices (including digital TV, Blu-ray Disc players, broadband set top boxes and portable media players), computers, and storage, networking and communications equipment. For more information on Tensilica's patented, benchmark-proven DPUs visit www.tensilica.com.
|
Related News
- Synopsys Introduces Industry's First SystemC TLM-2.0 SuperSpeed USB 3.0 Models
- New iPhone Models Become Key to Qualcomm's Top Spot in 3Q20 Revenue Ranking of Global Top 10 IC Design (Fabless) Companies, Says TrendForce
- Open Virtual Platforms (OVP) Releases Vendor-Verified High Performance Models of Virage Logic's ARC Processors
- CoWare and Rambus Announce Unique ESL Architecture Design Environment for Rambus' XDR Memory Architecture
- Ireland's Duolog flips to an EDA business model
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |