Crack Semiconductor's CS1024-RSA Sets New RSA Compute-Offload Performance Standard
Dec 15, 2009 - Crack Semiconductor is pleased to announce today that its industry-leading RSA compute offload engine, the CS1024-RSA, has demonstrated a measured performance of at least 177 RSA-1024 full exponent 1024-bit operations per second in a 32-bit Silicon IP core.
Technology
"The CS1024-RSA is an optimal RSA compute offload engine. We use the best known algorithm for multiplying 1024-bit integers (and bigger) plus new modular multiplication algorithms we are patenting", says Arthur J. Low, Founder, CTO and Chief Architect. "Crack Semiconductor's RSA PK Accelerator technology continues to move the yardstick for single-multiplier compute-offload processors . The CS1024-RSA will set the new performance versus power (and / or gate area) standard."
Test Parameters
For this test report, the CS1024-RSA's synthesizable Verilog RTL is configured with a 32-bit multiplier and data path, which is the standard configuration. The RTL can be configured to use a 16-bit, 32-bit or 64-bit multiplier and data path.
The operating frequency is 200 MHz. The 512-bit and 1024-bit exponents have a random bit assortment with a 50% 1's density, a 1024-bit base and a 1024-bit modulus.
Measured Performance
- 13586 modular exponentiations per second with exponent: 2^16 + 1 (Fermat's prime)
- 354 modular exponentiations per second (512-bit exponent, 50% 1's density)
- 177 "full exponent" modular exponentiation operations per second.
Commercial Availability
The CS1024-RSA is now available for evaluation by qualified clients.
About Crack Semiconductor
Based in Chelsea, Quebec, Crack Semiconductor has now moved the technology "yardstick" for PKA Silicon IP to the edge of theoretical performance. Crack Semiconductor was founded in 2002 and is privately held. For more information, please visit: http://www.cracksemi.com
Crack Semiconductor offer's the industry's leading RSA compute offload processor using a single (16-, 32- or 64-bit) multipler.
|
Related News
- Crack Semiconductor Introduces The CS1024-RSA Light-Weight RSA Offload Processor
- Intilop (formerly Intelop) corporation's TCP Offload engine IP solution delivers amazing TCP/IP throughput as reported by customers in system level performance testing
- Cycuity Sets New Standard for Semiconductor Chip Security Assurance with Next Generation of Radix Technology
- Eliyan Sets New Standard for Chiplet Interconnect Performance with Latest PHY Delivering Data Rate of 64Gbps on 3nm Process Using Standard Packaging
- VESA Launches Industry's First Open Standard and Logo Program for PC Monitor and Laptop Display Variable Refresh Rate Performance for Gaming and Media Playback
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |