Sidense To Prove Kilopass Patent Invalid
Update: Synopsys Expands DesignWare IP Portfolio with Acquisition of Sidense Corporation (Oct. 17, 2017)
Company taking actions to prove invalidity of Kilopass 1T patent infringement assertions
Ottawa, Canada – May 23, 2010 - Sidense Corp., a leading developer of Logic Non-Volatile Memory (LNVM) OTP IP cores, has announced it intends to prove that the only patent asserted against it by Kilopass Technology, Inc. in the United States District Court for the Northern District of California on May 14, 2010, is invalid.
“Last week Kilopass filed in the US a complaint alleging Sidense is violating only one of their 1T patents, U.S. patent-6,940,751. We are absolutely convinced there is no infringement,” stated Sidense Corp. CEO Xerxes Wania. “Sidense, being an intellectual property provider itself, fully respects the intellectual property of others. We are confident that no products offered by Sidense, or their methods of operation, fall within the scope of the claims of this patent. Furthermore, we believe the asserted patent is invalid and unenforceable and will undertake necessary actions to prove it,” he added.
Mr. Wania further commented that Sidense’s innovation has been confirmed by multiple patent offices and foundries worldwide by constantly growing patent portfolio and industry wide acceptance of Sidense technology. With superior OTP technology, Sidense is confident that none of their products or methods of operation violate Kilopass’ intellectual property rights.
About Sidense Corp.
Sidense Corp. provides secure, very dense and reliable non-volatile, one-time programmable (OTP) memory IP for use in standard-logic CMOS processes with no additional masks or process steps required and no impact on product yield. The Company’s innovative one-transistor 1T-Fuse™
architecture provides the industry’s smallest footprint, most reliable and lowest power Logic Non-Volatile Memory (NVM) IP solution. With over 70 patents granted or pending, Sidense OTP provides a field-programmable alternative solution to Flash, mask ROM and eFuse in many OTP and MTP applications.
Sidense OTP memory, embedded in over 100 customer designs, is available from 180nm down to 40nm and is scalable to 28nm and below. The IP is offered at and has been adopted by all top-tier semiconductor foundries and selected IDMs. Customers are using Sidense OTP for analog trimming, code storage, encryption keys such as HDCP, WHDI, RFID and Chip ID, medical, automotive, and configurable processors and logic. For more information, please visit www.sidense.com.
|
Related News
- Kilopass Focuses on Market and Roadmap Expansion After Sidense Patent Litigation
- Judge Orders Kilopass to Pay Sidense $5.5 Million in Legal Fees and Costs for Baseless Patent Infringement Lawsuit
- Kilopass Files Its Appeal for Both Patent Infringement Case & Tort Case Against Sidense
- Kilopass Plans to Appeal the Summary Judgment Ruling in its Patent Infringement Case Against Sidense
- Sidense wins patent infringement case against Kilopass
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |