Open-Silicon Promotes Taher Madraswala to Vice President of Engineering
MILPITAS, Calif. – June 22, 2010: Open-Silicon, Inc., a leading ASIC design and semiconductor manufacturing company, today announced the promotion of Taher Madraswala to Vice President of Engineering. He will continue driving the on-time execution of customers’ SoC and ASIC design and development programs.
Madraswala joined Open-Silicon at its inception in 2003 and served as director of ASIC Program Management where he was instrumental in building the company’s business model, OpenMODEL™, and particularly Open-Silicon’s unique model for ASIC Program Management. His career accomplishments include more than 22 years of semiconductor engineering experience – twelve of which were devoted to designing microprocessors for Intel Corp. To date, Taher Madraswala has the distinction of being part of more than 150 tapeouts throughout his career. His focus has been on taking an architecture spec to gds2 and he has extensive experience in micro-architecture design, custom circuit design, RTL and physical design, and test among other parts of the design process.
As VP of Engineering, Madraswala will continue to report to Dr. Naveed Sherwani, President and Chief Executive Officer. He will be responsible for the development of strategic planning, managing the design engineering teams, and for overseeing the implementation of Open-Silicon’s proven design methodologies.
“Taher’s expertise in handling complex designs and managing Open-Silicon’s design methodology has been key to our success in providing customers with consistent delivery of reliable silicon,” said Dr. Sherwani. “His extensive experience in hands-on design and his leadership skills will be an asset in leading our design engineering teams today and as we move forward.”
Madraswala earned a Master’s degree in Computer Engineering for the University of Louisiana, Lafayette, and an undergraduate degree in Electrical Engineering from Aligarh University.
About Open-Silicon, Inc.
Open-Silicon, Inc. is a leading semiconductor company focused on SoC realization for traditional ASIC, develop-to-spec, and derivative ICs. Open-Silicon’s OpenModel brings together Open-Silicon’s engineering technology and high-quality manufacturing services with one of the broadest partner ecosystems for IC development, spanning IC design, open market IP integration, wafer fabrication, and assembly/test services. Open-Silicon received the Global Semiconductor Alliance (GSA) award for Most Respected Private Semiconductor Company in 2008 and 2009. For more information, visit Open-Silicon’s website at www.open-silicon.com or call 408-240-5700.
|
Related News
- Veriest Solutions Promotes Dusica Glisic to Vice President of Frontend Engineering
- EdgeCortix Expands Leadership Team by Appointing Jeffry A. Milrod as Vice President of Product Engineering
- Open-Silicon Appoints New VP of Engineering
- Kilopass Appoints Jen-Tai Hsu Vice President of Engineering
- Ambiq Micro appoints Dale Hancock as Vice President of Engineering
Breaking News
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |