Arasan Chip Systems offers a Complete Solution for UFS IP
Arasan adds UFS IP to its market leading Memory Controller IP Portfolio
San Jose, California – Jan 27, 2011 –Arasan Chip Systems, Inc. (“Arasan”), a leading provider of Total Semiconductor IP Solutions, announced that it has been developing the Universal Flash Storage (UFS) IP core, a next generation memory interface being finalized by JEDEC. Arasan has engaged with its strategic lead customers to help them productize this interface.
Anticipating the increasing size of embedded code and the requirement to store, share media in consumer electronics and systems, the JEDEC standard’s body has embarked on defining a Universal Flash Storage (UFS) standard. This standard is expected to scale in performance and features to span existing and emerging usage models for non-volatile memory.
The UFS standard is based on modular layered protocol architecture. This architecture enables an efficient interface implementation with the ability to scale the interface to meet future performance requirements. Arasan with its domain expertise and involvement with the JEDEC body has been developing a complete IP core solution for UFS – spanning Software, Controller IP, MIPI UniPro Link, and M-PHY IP.
“Implementing a complex memory interface such as UFS requires an in-depth understanding of the UFS specification and architecture,” said Prakash Kamath, Vice President of Engineering at Arasan. “Customers can rely on our UFS IP core, backed by the confidence in our expertise, to hasten introduction of their SoC’s.”
“SoC designers are looking for a common non-volatile memory interface that can support different system architectures while ensuring they have a wide supply of memory chips,” added Kamath. “Arasan is committed to keeping our UFS IP in synch with the evolving JEDEC standard, which is scheduled to get ratified in the first half of 2011.”
Arasan’s high-quality UFS IP core is designed using our rigorous IP design and verification methodology, making Arasan the preferred choice for first time silicon success. Arasan offers a Total IP Solution for the UFS IP consists of RTL IP for the controller, PHY IP, verification IP and a portable software stack – all backed by our World-class customer support.
About Arasan
Arasan Chip Systems based in San Jose, CA, USA, is a world-leading supplier of SoC Intellectual Property Solutions with a successful 15 year track record. Arasan delivers technology-leading IP focused on Bus Interfaces such as MIPI, SDIO, USB, PCIe, Ethernet, and Flash Storage Solutions of NAND, eMMC, SD, CF+, UFS and more, to the global electronics market. Arasan’s Total Solution Approach starts with Technology Consulting using our Domain Expertise and includes all the building blocks required for technology adoption- RTL IP cores, Analog Mixed Signal IP Cores, Verification IP, Portable Software Drivers / Stacks, Protocol Test & Analyzers, HDK’s, and associated design services. Arasan Total IP Solution enables the rapid adoption of emerging technologies reducing our customer’s time to market while minimizing risk and ensuring compliance to respective standards.
|
Arasan Chip Systems Hot IP
Related News
- Arasan Chip Systems Releases Universal Flash Storage (UFS) 1.1 IP
- JEDEC Updates Universal Flash Storage (UFS) and Supporting Memory Interface Standard
- JEDEC Advances Universal Flash Storage (UFS) Removable Card Standard 3.0
- JEDEC Publishes Update to Universal Flash Storage (UFS) Standard
- JEDEC Publishes Universal Flash Storage (UFS & UFSHCI) Version 3.0 and UFS Card Extension Version 1.1
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |