Sidense First to Offer Antifuse OTP Supporting 1.8V IO in 40nm and 28nm Process Nodes
Update: Synopsys Expands DesignWare IP Portfolio with Acquisition of Sidense Corporation (Oct. 17, 2017)
1T-OTP bit-cell proven with 1.8V IO oxide in 40nm and 28nm process nodes.
Ottawa, Canada - June 6, 2011 - Sidense Corp., a leading developer of Logic Non-Volatile Memory (LNVM) one-time programmable (OTP) memory cores, announced that it is the first IP provider to offer antifuse-based memory products supporting 1.8V IO at 40nm and 28nm process nodes.
Extending our OTP offering from 3.3V and 2.5V down to 1.8V IO, with a path to 1.5V, gives our customers much needed flexibility in optimizing the IO voltage for their applications. The higher speed and lower power of the 1.8V IO transistors, makes them more suitable for both high-performance and mobile applications. The 1.8V IO quickly becomes the preferred choice for 40nm node and below.
"Sidense's 1T-Fuse™ technology allows us to offer our customers what no one else has: secure and reliable 1T-OTP macros from 180nm to 28nm and below, using a proprietary bit-cell design now proven from 6V IO down to 1.8V IO," said Wlodek Kurjanowicz, Sidense Founder and CTO. "I’m confident the 1T-Fuse bit-cell will scale well to 1.5V and below at 28nm."
Sidense already has working OTP silicon at 28nm and will have OTP macros at this node available in 2012. Selected macros in various flavors of 40nm processes are available, with a full product line to be released in Q4 2011.
The Sidense solution enables a wide range of low-voltage applications including code-storage, secure key storage and device IDs for devices such as HDTV media processors, DDR2 interfaces, high-speed communications devices and network processors, just to name a few.
About Sidense Corp.
Sidense Corp. provides secure, very dense and reliable non-volatile, one-time programmable (OTP) memory IP for use in standard-logic CMOS processes with no additional masks or process steps required and no impact on product yield. The Company’s innovative one-transistor 1T-Fuse™ architecture provides the industry’s smallest footprint, most reliable and lowest power Logic Non-Volatile Memory (NVM) IP solution. With over 70 patents granted or pending, Sidense OTP provides a field-programmable alternative solution to Flash, mask ROM and eFuse in many OTP and MTP applications.
Sidense SiPROM, SLP and ULP memory products, embedded in over 160 customer designs, are available from 180nm down to 40nm and are scalable to 28nm and below. The IP is offered at and has been adopted by all top-tier semiconductor foundries and selected IDMs. Customers are using Sidense OTP for analog trimming, code storage, encryption keys such as HDCP, WHDI, RFID and Chip ID, medical, automotive, and configurable processors and logic. For more information, please visit www.sidense.com.
|
Related News
- CFX announces commercial availability of anti-fuse OTP technology on 40nm Logic process
- Sidense 1T-OTP Memory Macros meet JEDEC Accelerated Testing Qualifications at Two TSMC 28nm Process Nodes
- Synopsys' IC Validator Certified by GLOBALFOUNDRIES for 28-nm, 40-nm and 65-nm Design
- AppliedMicro Selects TSMC as Manufacturing Partner for ARM 64-bit SoCs On Advanced 40nm and 28nm Process Technology
- Chartered tips 40-, 32- and 28-nm processes
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |