English
Digital Blocks Introduces the DB9100 BitBLT / 2D Graphics Engine Verilog IP Core Family for Accelerated Graphics Display Applications
The DB9100 BitBLT / 2D Graphics Engine IP Core accelerates graphics development for ASIC, ASSP, & FPGA design teams, while off-loading the graphics function from the main Processor and enhancing software developer productivity.
GLEN ROCK, New Jersey, July 1, 2011 – Digital Blocks, a leading developer of silicon-proven semiconductor Intellectually Property (IP) soft cores for system-on-chip (SoC) ASIC, ASSP, & FPGA developers with Embedded Processor & Peripherals, Networking, Display Controller, Display Link Layer, 2D Graphics, and Audio / Video processing requirements, today announces the DB9100 BitBLT / 2D Graphics Engine synthesizable RTL Verilog IP Core family. The DB9100 Graphics Engine IP complements Digital Blocks DB9000 family of TFT LCD Controller IP Cores providing a system-level solution to graphics display applications development centered around ASIC, ASSP, & FPGA components.
The DB9100 BitBLT Graphics Engine provides 256 Raster Operations on 3 sources of frame buffer data for Block Transfers with an array of available Bitmap & 2D Graphics operations. The high performance 2D Graphics Engine renders Line, Polygon, & Polygon Block Fills.
DB9100 Family of BitBLT Graphics & 2D Graphics IP
The DB9100 family supports the AMBA AXI4, AXI, AHB, and Avalon Bus fabrics. The AXI4, AXI, & AHB fabrics support ASIC & ASSP integrated circuit design teams. The AXI4 supports Xilinx FPGAs. The Avalon supports Altera FPGAs. The DB9100 is tuned to the unique capabilities of each fabric to maximize capability & performance. Please consult Digital Blocks web site for a more information.
DB9100 Software
The DB9100 comes with a Graphics API Reference Design.
Price and Availability
The DB9100 is available immediately in synthesizable Verilog, along with a simulation test bench with expected results, datasheet, and user manual. For further information, product evaluation, or pricing, please go to Digital Blocks at http://www.digitalblocks.com
About Digital Blocks
Digital Blocks designs silicon-proven IP cores for technology systems companies, reducing customer’s development costs and significantly improving their time-to-volume goals. Digital Blocks is located at 587 Rock Rd, Glen Rock, NJ 07452 (USA). Phone: +1-201-251-1281; Fax: +1- 702-552-1905; Media Contact: info@digitalblocks.com; Sales Inquiries: info@digitalblock.com; On the Web at www.digitalblocks.com
Related News
- Digital Blocks Releases 2nd Generation DB9200 Graphics Engine Verilog IP Core Targeting Hardware Accelerated Graphics Display Applications
- Digital Blocks DMA Controller Verilog IP Core Family Extends Leadership with enhancements to AXI4 Memory Map and Streaming Interfaces
- Digital Blocks DB9000 Display Controller & Processor IP Core Family Extends Leadership Across Medical, Industrial, Aerospace, Automotive, Communications, Computer, Monitor, Consumer, IoT, AR/VR Headsets, Wearables, Signage, and Cinema Applications
- Digital Blocks DB9000 TFT LCD Display Controller IP Core Family Achieves Leadership Across Medical, Industrial, Aerospace, Automotive, Communications, Computer, Monitor, Consumer, IoT, Wearables, and Cinema Applications
- Digital Blocks AMBA Multi-Channel DMA Controller IP Core Family Extends Leadership with releases for core DMA Engines in RISC-V® & ARM® Systems and Peripherals to Memory Applications
Breaking News
- HPC customer engages Sondrel for high end chip design
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- TSMC drives A16, 3D process technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
|
E-mail This Article | 
|
|
Printer-Friendly Page |