Alvand Technologies Offers Silicon Proven ADC / DAC IP in GLOBALFOUNDRIES 40nm Process
Santa Clara, California – February 29, 2012 - Alvand Technologies, Inc. (http://www.alvandtech.com) a leading analog and mixed signal IP provider, today announced that it is offering its silicon proven high-speed ADC/DAC IPs in GLOBALFOUNDRIES 40nm process. These data conversion products include 10-bit and 12-bit ADCs operating at 80 MSPS, and 10-bit and 12-bit DACs operating at 320 MSPS.
“GLOBALFOUNDRIES 40nm process is attracting high volume, mass market designs targeted at a variety of wireless communication technologies,” explained John Patterson, Director of Sales, Alvand Technologies. “Alvand’s silicon proven data conversion IP will enable rapid deployment of new SoC products in this mainstream process node.”
Alvand’s ADC and DAC designs are optimized for low power and minimal die area, and are specifically designed to implement 4G/LTE, Wi-MAX and Wi-Fi wireless communication protocols cost effectively.
About Alvand Technologies, Inc.
Alvand Technologies is a leading analog IC design company that specializes in high-speed, low-power, and ultra small die area data converters (ADC/DAC) and Analog Front End (AFE) for a broad range of applications, such as wireless (LTE,Wi-MAX,Wi-Fi) systems, ultrasound and mobile TV. Alvand also provides full turnkey mixed-signal ASICs based on its high performance and low power IPs. For more information visit us at www.alvandtech.com.
|
Related News
- Empower Your Wi-Fi 6 and Wi-Fi 6E SoCs with 12-Bit 640Msps Dual Channel ADC and DAC IP Cores, Now Available for Immediate Licensing in Silicon Proven 22nm ULL and ULP Technology
- USB, MIPI, Ethernet, DisplayPort, PCIe, DDR, HDMI, ONFi Analog Phy IP Cores silicon proven in UMC 28nm & UMC 40nm Process
- Alvand Technologies Offers Analog Mixed-Signal IP in 28nm Process
- Alvand Technologies Announces Ultra Low Power, Small Die-Area Analog-to-Digital Converter (ADC) Intellectual Property (IP) Solution in Advanced 40nm Process Node
- Acacia Semiconductor Announces a New Family of Best-in-Class High-Speed 10-bit ADC IPs Silicon Proven in a 130nm Process
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |