Forte's SystemC High-Level Synthesis Licensed by HighIP Design Company
Licensing Agreement Gives Forte Access to HighIP USB 2.0 Device, Embedded Host Controller
SAN JOSE, CALIF. –– May 15, 2012 –– Forte Design Systems™, a leading provider of software products that enable design at a higher level of abstraction and improve design results, today announced High-IP Design Company, a SystemC intellectual property (IP) provider, has licensed Forte’s Cynthesizer™ SystemC high-level synthesis (HLS).
As part of the licensing agreement, Forte will resell a high-level, re-targetable USB 2.0 device and embedded host controller for systems on chip (SoCs) and field programmable gate arrays (FPGAs) in synthesizable SystemC form and Verilog register transfer level (RTL) code. A USB 3.0 device and embedded host controller will be available later in the year.
“HighIP has concluded that we can produce state-of-the-art IP using Forte’s Cynthesizer and SystemC,” says Phil Tharp, principal engineer at HighIP. “The use of this methodology has allowed us to produce high-quality IP with fewer resources and has the added advantage that we can offer high-level TLM models that are guaranteed accurate.”
“Design groups have been building SystemC IP to promote design reuse and faster time-to-market for more than a decade,” adds Brett Cline, Forte’s vice president of sales and marketing. ”HighIP’s adoption of Cynthesizer HLS allows them to bring the next generation of reusable IP to the general market in less time and at a lower cost.”
Forte will offer continuous demonstrations of Cynthesizer in Booth #1430 during the 49th Design Automation Conference (DAC) June 4-6 at the Moscone Center in San Francisco.
The demonstration will highlight Cynthesizer’s complex hierarchy support, custom transaction-level modeling (TLM) interfaces and other advanced features on an ARM-based image processing system with control- and datapath-type blocks. In addition, Phil Tharp will host a discussion on using Cynthesizer for the design of the HighIP USB models with a demonstration of the live hardware at 11 a.m. Wednesday, June 6, in Booth #1430.
About HighIP Design Company
HighIP Design Company of Palo Alto, Calif., was founded in 2010 to create hardware intellectual property (IP) products at a higher level of abstraction for better verification, retargeting to different implementation technologies and flexibility for customizable IP. For more information, visit: www.highipdesign.com.
About Forte Design Systems
Forte Design Systems is a leading provider of software products that enable design at a higher level of abstraction and improve design results. Its innovative synthesis technologies and intellectual property offerings allow design teams creating complex electronic chips and systems to reduce their overall design and verification time. More than half of the top 20 worldwide semiconductor companies use Forte’s products in production today for ASIC, SoC and FPGA design. Forte is headquartered in San Jose, Calif., with additional offices in England, Japan, Korea and the United States. For more information, visit www.ForteDS.com.
|
Related News
- Realtek Semiconductor Corp. Selects Forte's SystemC High-Level Synthesis, Floating Point IP Software for SoC Design
- Forte Design Systems' SystemC High-Level Synthesis Selected for Fujitsu Semiconductor's ASIC Reference Flow
- Forte Design Systems Announces Cynthesizer 5 SystemC High-Level Synthesis
- Forte Design Systems Becomes First High-Level Synthesis Software Provider to Support IEEE 1666-2011 SystemC
- Hitachi Information & Communication Engineering Selects Forte's High-Level Synthesis Software
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |