TVS Validates UVM based VIP with Aldec's Riviera-PRO Platform
United Kingdom – July 19, 2012 – Aldec, Inc. and Test and Verification Solutions, Ltd. (TVS) partner to deliver new Verification IP (VIP) via Aldec’s Unite IP Partner ecosystem. TVS offers asureVIP™, a highly flexible and configurable UVM/OVM or eRM compliant VIP portfolio, now validated with Riviera-PRO™. Aldec’s growing customer base can now access a complete set of off-the-shelf VIP components (SPI, I2C, SDCARD, UART, AHB, AXI-4, USB, and others) from TVS which can be integrated into their SOC verification platform.
“TVS’ engineering team experienced an immediate productivity increase following training provided by dedicated Aldec support staff on the advanced debugging features available within Riviera-PRO framework,” said Mike Bartley, TVS CEO, “The positive synergy on the technical side and core values in general from both TVS and Aldec will help strive to deliver innovative, yet cost-effective verification solutions that increase designers productivity, under ever increasing workloads and budget constraints.”
“With increased complexity of designs, VIPs are becoming increasingly important for ASIC and FPGA verification. With TVS joining Aldec IP partner ecosystem, our customers benefit from immediate availability of numerous VIPs pre-validated with Aldec IEEE and OVM/UVM compliant tools,” said Dmitry Melnik, Aldec Product Manager, Riviera-PRO. “The relationship enables our customers to leverage the VIP with assurance of compliance within Riviera-PRO to complete their designs within budget and schedule.”
Availability
Riviera-PRO is available from Aldec and its authorized world-wide distributors. The asureVIP™ VIP cores are available directly from TVS in IEEE P1735 encrypted and open source code formats.
About TVS
Test and Verification Solutions, Ltd. (TVS) delivers software test and hardware verification services to the semi-conductor industry and provides consultancy, training and execution services around the world. http://www.testandverification.com/
About Aldec
Aldec Inc., headquartered in Henderson, Nevada, is an industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, Design Rule Checking, IP Cores, DO-254 Functional Verification and Military/Aerospace solutions. www.aldec.com
|
Related News
- Riviera-PRO Enables VHDL-2019 Users to Unleash the Power of the Language's New Additions
- SmartDV, Aldec Partner to Link SmartDV's Verification IP with Aldec's Riviera-PRO Simulator
- Cobham Gaisler successfully verifies its first RISC-V processor, NOEL-V, using Aldec's Riviera-PRO for HDL Simulation
- Aldec Enhances Riviera-PRO's VHDL and UVVM Support
- Aldec delivers enhanced UVM Support and New Debugging Features with the latest release of Riviera-PRO
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |