TVS Validates UVM based VIP with Aldec's Riviera-PRO Platform
United Kingdom – July 19, 2012 – Aldec, Inc. and Test and Verification Solutions, Ltd. (TVS) partner to deliver new Verification IP (VIP) via Aldec’s Unite IP Partner ecosystem. TVS offers asureVIP™, a highly flexible and configurable UVM/OVM or eRM compliant VIP portfolio, now validated with Riviera-PRO™. Aldec’s growing customer base can now access a complete set of off-the-shelf VIP components (SPI, I2C, SDCARD, UART, AHB, AXI-4, USB, and others) from TVS which can be integrated into their SOC verification platform.
“TVS’ engineering team experienced an immediate productivity increase following training provided by dedicated Aldec support staff on the advanced debugging features available within Riviera-PRO framework,” said Mike Bartley, TVS CEO, “The positive synergy on the technical side and core values in general from both TVS and Aldec will help strive to deliver innovative, yet cost-effective verification solutions that increase designers productivity, under ever increasing workloads and budget constraints.”
“With increased complexity of designs, VIPs are becoming increasingly important for ASIC and FPGA verification. With TVS joining Aldec IP partner ecosystem, our customers benefit from immediate availability of numerous VIPs pre-validated with Aldec IEEE and OVM/UVM compliant tools,” said Dmitry Melnik, Aldec Product Manager, Riviera-PRO. “The relationship enables our customers to leverage the VIP with assurance of compliance within Riviera-PRO to complete their designs within budget and schedule.”
Availability
Riviera-PRO is available from Aldec and its authorized world-wide distributors. The asureVIP™ VIP cores are available directly from TVS in IEEE P1735 encrypted and open source code formats.
About TVS
Test and Verification Solutions, Ltd. (TVS) delivers software test and hardware verification services to the semi-conductor industry and provides consultancy, training and execution services around the world. http://www.testandverification.com/
About Aldec
Aldec Inc., headquartered in Henderson, Nevada, is an industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, Design Rule Checking, IP Cores, DO-254 Functional Verification and Military/Aerospace solutions. www.aldec.com
|
Related News
- Riviera-PRO Enables VHDL-2019 Users to Unleash the Power of the Language's New Additions
- SmartDV, Aldec Partner to Link SmartDV's Verification IP with Aldec's Riviera-PRO Simulator
- Cobham Gaisler successfully verifies its first RISC-V processor, NOEL-V, using Aldec's Riviera-PRO for HDL Simulation
- Aldec Enhances Riviera-PRO's VHDL and UVVM Support
- Aldec delivers enhanced UVM Support and New Debugging Features with the latest release of Riviera-PRO
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |