ARM and Cadence Tape Out First 14nm FinFET Test Chip Targeting Samsung Process
CAMBRIDGE, United Kingdom, and SAN JOSE, Calif., Dec. 20, 2012 - ARM (LON: ARM; Nasdaq: ARMH) and Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced the tape-out of the first 14-nanometer test chip implementation of the high-performance ARM Cortex-A7 processor, the most energy-efficient applications processor from ARM. Designed with a complete Cadence RTL-to-signoff flow, the chip is the first to target Samsungs 14-nanometer FinFET process, accelerating the continuing move to high-density, high-performance and ultra-low power SoCs for future smartphones, tablets and all other advanced mobile devices.
In addition to the ARM Cortex-A7 processor, the test chip includes ARM Artisan standard-cell libraries, next-generation memories, and general purpose IOs. The test chip was designed using a complete Cadence RTL-to-signoff flow including Encounter RTL Compiler, Encounter Test, Encounter Digital Implementation System, Cadence QRC Extraction, Encounter Timing System and Encounter Power System. This achievement is part of a systematic program to enable ARM technology-based SoCs on FinFET technology.
“This is an important milestone in our efforts to enable our silicon partners for continued low-power leadership in future generations of innovative, energy-efficient mobile products, said Dr. Dipesh Patel, vice president and general manager, Physical IP Division at ARM. Taping out ARMs most energy-efficient applications processor on Samsungs advanced low-power manufacturing process was achieved through the combination of leading-edge technology and R&D excellence, as well as a deep and early collaboration with Samsung and Cadence.”
“Cadences advanced node design flow, coupled with our collaboration with ARM and Samsung, is essential to semiconductor companies as they move to designing for a 14-nanometer FinFET process, said Dr. Chi-Ping Hsu, senior vice president, Research and Development, Silicon Realization Group at Cadence. Our common goal is to enable our customers to reap the benefits and competitive advantages of designing at the most advanced technologies.”
“End consumers are driving the need for better, faster, more connected devices, said Dr. Kyu-Myung Choi, senior vice president of System LSI infrastructure design center, Device Solutions, Samsung Electronics. Our collaboration with ARM and Cadence allows us to innovate quickly as Samsung develops this new process technology for mobile multimedia applications.”
About ARM
ARM designs the technology that is at the heart of advanced digital products, from wireless, networking and consumer entertainment solutions to imaging, automotive, security and storage devices. ARMs comprehensive product offering includes RISC microprocessors, graphics processors, video engines, enabling software, cell libraries, embedded memories, high-speed connectivity products, peripherals and development tools. Combined with comprehensive design services, training, support and maintenance, and the companys broad Partner community, they provide a total system solution that offers a fast, reliable path to market for leading electronics companies. Find out more about ARM by following these links:
- ARM website: http://www.arm.com
- ARM Connected Community®: http://www.arm.com/community
- ARM Blogs: http://blogs.arm.com
|
Arm Ltd Hot IP
Related News
- Cadence Announces Tapeout of 14nm Test-chip with ARM Processor and IBM FinFET Process Technology
- Cadence Collaboration with Arm Enables Customers to Successfully Tape out Next-Generation Arm Mobile Designs
- AGIC Tape Out First Silicon at 14nm FinFET Technology
- Cadence Tapes Out 112G Long-Reach SerDes IP on Samsung Foundry's 7LPP Process Technology
- Imec and Cadence Tape Out Industry's First 3nm Test Chip
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |