Avery Design Systems Announces eMMC and SD Verification IP Solutions
ANDOVER, Mass., May 22, 2013 -- Avery Design Systems Inc., an innovator in functional verification productivity solutions, today announced availability of its eMMC and SD verification IPs. The addition of eMMC and SD/SDIO extends Avery's portfolio of storage-related VIP which also includes Universal Flash Storage (UFS), SCSI Express (SOP/PQI), NVM Express, USB Attached SCSI (UASP), and SATA.
eMMC-Xactor supports eMMC 4.5.1 and draft 5.0 standards work by JEDEC targeting high performance embedded flash memory systems. SD-Xactor supports SD/SDIO 4.0 for high performance memory cards, systems, and IO peripherals.
eMMC-Xactor and SD-Xactor are complete verification solutions enabling design and verification engineers to quickly and extensively test the functionality of memory systems. The VIPs include:
- Host and Device BFMs
- Producer-consumer scoreboard
- Compliance testsuite
- Comprehensive protocol checks
- Protocol analyzer tracker
- Functional coverage model
Models and compliance testsuites are developed in SystemVerilog and support UVM, OVM, and VMM environments.
"Avery is focused on delivering industry leading VIP for the accelerating mobile memory revolution", says Chilai Huang, president of Avery Design Systems. "Our solution enables designers to thoroughly verify their designs functionally adhere to the latest standards and effectively pinpoint areas of non-compliance or performance bottlenecks."
Visit us at the Design Automation Conference (DAC) June 3-7 in booth #1835 and come see our Designer Track presentation, "5.4 - Automated Method Eliminates X Bugs in RTL and Gates", on Tuesday, June 4, 2013 from 4:00 PM - 6:00 PM at Location 18C.
About Avery Design Systems
Founded in 1999, Avery Design Systems, Inc. enables system and SOC design teams to achieve dramatic functional verification productivity improvements through the use of formal analysis applications for automatic property and coverage generation and RT-level and gate-level X verification; robust core-through-chip-level Verification IP for PCI Express, USB, AMBA, UFS, MIPI, DDR/LPDDR, NVM Express, SCSI Express, eMMC, and SD/SDIO standards. The company is a member of the Mentor Graphics Value Added Partnership (VAP) program and has established numerous Avery Design VIP partner program affiliations with leading IP suppliers. More information about the company may be found at www.avery-design.com.
|
Search Verification IP
Avery Design Systems Hot Verification IP
Related News
- Avery Design Systems Announces eMMC 5.0 Verification IP Solution
- Siemens expands industry-leading integrated circuit verification portfolio with acquisition of Avery Design Systems
- Mobiveil and Avery Design Systems Extend Partnership to Accelerate Design and Verification of NVMe 2.0-Enabled SSD Development
- SD/eMMC Host and Device Controller IP Cores including matching PHYs with high performance, and high storage capacity available for license to secure your removable and embedded storage
- Avery Design Systems Verification IP Helps Solid State Storage Controller Startup Validate its Designs and Get to Market Faster
Breaking News
- Rambus Reports Fourth Quarter and Fiscal Year 2024 Financial Results
- CoMira Solutions unveils its new 1.6T Ethernet UMAC IP
- intoPIX Unveils Cutting-Edge AV Innovations at ISE 2025
- RISC-V in Space Workshop 2025 in Gothenburg
- Dolphin Semiconductor strengthens its governance with two key Board appointments
Most Popular
- Intel Halts Products, Slows Roadmap in Years-Long Turnaround
- UK Space Agency Awards EnSilica £10.38m for Satellite Broadband Terminal Chips
- EXTOLL collaborates with BeammWave and GlobalFoundries as a Key SerDes IP Partner for Lowest Power High-Speed ASIC
- RaiderChip unveils its fully Hardware-Based Generative AI Accelerator: The GenAI NPU
- Celestial AI Announces Appointment of Semiconductor Industry Icon Lip-Bu Tan to Board of Directors
E-mail This Article | Printer-Friendly Page |