Abilis Systems Achieves First-Pass Silicon Success with DesignWare ARC Processors, Interface IP and Synopsys Professional Services
Silicon-Proven DesignWare IP, Lynx Design System and Consulting Services Reduce Integration Risk and Reduce Time-to-Market by Three Months
MOUNTAIN VIEW, Calif. -- Dec. 9, 2013 -- Synopsys, Inc. (Nasdaq: SNPS), a global leader providing software, IP and services used to accelerate innovation in chips and electronic systems, today announced that Abilis Systems, an ALi Group company, has achieved first-pass silicon success with its TB100 8-channel broadcast-to-IP secure media processor using a broad set of Synopsys design solutions including DesignWare® ARC® Processors, Interface IP, Embedded Memories with integrated test and repair, Lynx Design System and Professional Services. Synopsys' IP, integrated design flow and services enabled Abilis to accelerate their project development schedule, meet their performance requirements and deliver a production-ready design.
"To get an initial design developed and take it to production on an extremely aggressive schedule, we had to partner with a trusted vendor like Synopsys to provide us with the high-quality IP portfolio, design flows and services we needed," said Yves Mathys, CEO at Abilis Systems. "The combination of high performance with low power is a key criterion for the chips we design for the digital TV market. By using Synopsys' silicon-proven ARC processors and interface IP, Lynx Design System and knowledgeable design consultants, we met our power and performance targets, shortened the project schedule and quickly delivered our product to the fast-paced consumer market."
Targeting the digital TV (DTV) consumer market, Abilis' secure media processors power headless gateway platforms that deliver high-quality television to mobile devices and internet protocol (IP)-based receivers. To develop their new generation TB100 processor and quickly take it to production, Abilis leveraged Synopsys IP and design implementation expertise to augment their own. Abilis selected Synopsys' DesignWare ARC 605 and 770D Processors, DesignWare Interface IP for ARM® AMBA® interconnect and the Ethernet MAC10/100/1G Universal Core, as well as Embedded Memories with integrated memory test and repair, because this combination enabled them to achieve their performance, power and area requirements with low-risk, silicon proven IP. Using the Lynx Design System, an integrated and customizable RTL-to-GDSII block- and chip-level design environment, Abilis was able to deploy and validate a complete 65-nanomenter (nm) design flow in six weeks, shortening their project schedule by three months. In addition, Synopsys' design consultants provided design assistance to Abilis' engineers throughout the implementation process, helping Abilis reduce design iterations and mitigate their project risks.
"Synopsys understands how important it is for companies like Abilis and other customers to meet their aggressive design requirements and project schedules," said John Koeter, vice president of marketing for IP and systems at Synopsys. "By delivering a broad portfolio of products and consulting services, including high-quality IP and design flows, Synopsys complements our customers' capabilities so they can be more productive in their design activities and focus on their unique product differentiators. Abilis' successful tapeout of their media processor is an impressive accomplishment, and we are happy to have contributed."
Resources
Read the success story: http://www.synopsys.com/IP/Pages/abilis-success-story.aspx
About DesignWare IP
Synopsys is a leading provider of high-quality, silicon-proven IP solutions for SoC designs. The broad DesignWare IP portfolio includes complete interface IP solutions consisting of controllers, PHY and verification IP for widely used protocols, analog IP, embedded memories, logic libraries, processor cores and subsystems. To support software development and hardware/software integration of the IP, Synopsys offers drivers, transaction-level models, and prototypes for many of its IP products. Synopsys' HAPS® FPGA-Based Prototyping Solution enables validation of the IP and the SoC in the system context. Synopsys' Virtualizer™ virtual prototyping tool set allows developers to start the development of software for the IP or the entire SoC significantly earlier compared to traditional methods. With a robust IP development methodology, extensive investment in quality, IP prototyping, software development and comprehensive technical support, Synopsys enables designers to accelerate time-to-market and reduce integration risk. For more information on DesignWare IP, visit: http://www.synopsys.com/designware.
About Synopsys
Synopsys, Inc. (Nasdaq:SNPS) accelerates innovation in the global electronics market. As a leader in electronic design automation (EDA) and semiconductor IP, Synopsys offers software, IP and services to help engineers address their design, verification, system and manufacturing challenges. Since 1986, engineers around the world have been using Synopsys technology to design and create billions of chips and systems. Learn more at http://www.synopsys.com.
|
Synopsys, Inc. Hot Verification IP
Related News
- Starblaze Achieves First-Pass Silicon Success for Storage SoC with Synopsys ARC Processor and Interface IP
- OCZ Technology Group Achieves First-Pass Silicon Success with DesignWare IP and Synopsys Professional Services
- Tenstorrent Achieves First-Pass Silicon Success for High-Performance AI Processor SoC Using Synopsys' Broad DesignWare IP Portfolio
- Habana Labs Achieves First-Pass Silicon Success for High-Performance AI Processor SoC Using DesignWare IP
- Leadcore Achieves First-Pass Silicon Success with DesignWare MIPI IP in Smartphone Application Processor SoC
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |