SmartDV Opens US Office, Demonstrates Verification IP Portfolio at 2014 Design Automation Conference
SAN FRANCISCO, CA – DAC – June 4, 2014 – SmartDV, the verification intellectual property (VIP) company, is demonstrating its portfolio of high quality standard and custom protocol VIPs at the Design Automation Conference (DAC) this year for the first time. The company opened a US office in San Diego to meet growing demand for its portfolio of 70+ VIPs in the North America.
Founded by a group of engineers with over 40 years of experience in the design and verification of complex SoCs, SmartDV’s greatest strength lies in the depth and breadth of its VIP portfolio. “Our internal language and compiler technology speeds up generation of verification IP in the customer’s language of choice,” said founder and CEO Deepak Kumar Tala. “Each VIP ships with a compliance test suite and a comprehensive and complete functional coverage model, which, in conjunction with our focus on quality, saves enormous IP and SoC verification time for customers. We have been able to find bugs in customer designs that were undetected by other vendor’s VIPs.”
SmartDV’s VIP portfolio is available in native SV, UVM, VMM, OVM, Vera, Verilog, E, and SystemC. The portfolio includes, but is not limited to:
- MIPI-UFS, MIPI-UniPro, MIPI-MPHY, MIPI-DPHY, MIPI-CSI, MIPI-DSI, MIPI-HSI, Ethernet (1M to 100G), Interlaken, USB2.0/3.0, AMBA3.0/4.0, SDIO, CAN, LIN, JESD204B, PCIe, SATA, Fiber Channel, HDMI1.4/2.0, eMMC, DDR2/3, LPDDR2/3.
- Display Port, Embedded Display Port, VByOne, CPRI, JESD204B, OBSI, BIF, SPMI, RFFE, Smartcard, Simcard, Flexray, GCI, eMMC5.0/5.1, UHS-II, SDIO3.0, SMPTE, PMBus/SMBus, SPDIF, SAEJ2716, SpaceWire, MIL-STD-1553
- MIPI-CPHY, MIPI-Soundwire, GCI, PCIe
For more information on SmartDV’s VIP portfolio, see http://www.smart-dv.com/products.html
“Most of the top semiconductor companies are our customers, and multiple customers have now taped out using our VIPs. Many of our existing 60+ customers have headquarters and multiple business units in the United States. Opening a subsidiary in USA allows us to provide them with greater support and revenue-generating opportunities as well as to reach out to the broader market in the USA,” said Harish Poojary, head of US operations and vice president of worldwide sales and business development.
About SmartDV
SmartDV creates high quality standard and custom protocol verification intellectual property (IP) products designed to work with coverage-driven verification flows. The company’s mission is to provide high quality IP along with industry-best support at lower cost and to help remove limited licensing constraints, speeding up regressions and time to market. Each verification IP (VIP) is shipped with a compliance test suite and complete functional coverage model, further accelerating time to market. Each VIP also is independently developed and verified against external design IP for highest quality.
SmartDV VIPs are 2-4x faster to compile and simulate than competitive VIPs. SmartDV has customers from wireless/mobile, storage, automotive, memory, networking and other domains.
|
SmartDV Technologies Hot IP
SmartDV Technologies Hot Verification IP
Related News
- SmartDV Unveils Automation Tool Suite for Use with Its Extensive Verification IP Portfolio
- 0-In Demonstrates the Value of Assertion-Based Verification (ABV) throughout the Design Cycle at the Design Automation Conference
- Truechip: Exhibiting and Showcasing Latest Verification IPs and NOC IPs at Design Automation Conference (DAC) 2023
- Veriest Solutions to Present Two Verification Papers at DVCon US Conference
- FortifyIQ Sets the Stage at the Design Automation Conference for Revolutionizing Chip Design with Pre-silicon Security Verification
Breaking News
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- YorChip announces patent-pending Universal PHY for Open Chiplets
- PQShield announces participation in NEDO program to implement post-quantum cryptography across Japan
Most Popular
- Qualitas Semiconductor Signs IP Licensing Agreement with Edge AI Leader Ambarella
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura's Cyberthreat Intelligence Tool
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Alchip Opens 3DIC ASIC Design Services
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
E-mail This Article | Printer-Friendly Page |