Make the difference with Dolphin Integration's libraries at 55 nm uLP/uLPeF
Grenoble, France – January 26, 2015 -- To be competitive in the growing market of the Internet of Things, fabless IC suppliers expect to easily find complete solutions to optimize their whole SoC performances while meeting the stringent requirements for low-power optimization.
Dolphin Integration addresses these needs not only with its sponsored offering at TSMC 55 nm uLP and uLPeF but also with the relevant complements:
- A panoply of standard cell libraries, SESAME LOPAN, which combines an ultra-high density library SESAME uHD, reducing for most logic blocks power by up to 30 % while saving up to 15 % area together with an extra-low voltage library SESAME HD-eLV for optimizing always-on blocks.
- A kit of cells, SESAME CLICK, simplifying the design of power islands. This kit innovatively includes a dedicated cell clamping automatically the in-rush current to avoid IR Drop failures. This kit is delivered along with scripts for a faster and secured implementation.
- A Reusable Power Kit Library, of regulators per the DELTA standard, to build any optimized Power Management Network architecture for the lowest power consumption.
All these products are characterized at both 1.2 V+/-10% and 0.9 V+/-10%.
Dolphin Integration offering at TSMC 55 nm uLP/uLPeF
For more information about the offering at 55 nm uLP and uLPef click here.
Or contact Dolphin Integration Library Marketing Manager at libraries@dolphin-ip.com
About Dolphin Integration
Dolphin Integration contributes to "enabling mixed signal Systems-on-Chip" for worldwide customers - up to the major actors of the semiconductor industry - with Silicon IP components best at low-power consumption.
This wide offering is based on innovative libraries of standard cells, register files, memory generators and power regulators. Complete networks for power supply can be flexibly assembled together with their loads: from high-resolution converters for audio and measurement applications to power-optimized micro-controllers of 8 or 16 and 32 bits.
Over 30 years of diverse experiences in the integration of silicon IP components and providing services for ASIC/SoC design and fabrication, with its own EDA solutions solving unaddressed challenges, make Dolphin Integration a genuine one-stop shop covering all customers’ needs for specific requests.
The company striving to incessantly innovate for its customers’ success has led to two strong differentiators:
- state-of-the-art “configured subsystems” for high-performance applications securing the most competitive SoC architectural solutions,
- a team of Central and Field Application Engineers supporting each user’s need for optimal application schematics, demonstrated through EDA solutions enabling early performance assessments
Its social responsibility has been from the start focused on the design of integrated circuits with low-power consumption, placing the company in the best position to now contribute to new applications for general power savings through the emergence of the Internet of Things.
|
Dolphin Design Hot IP
Related News
- LoPan, the complete platter at 55 nm uLP beyond sponsored libraries from Dolphin Integration
- Dolphin Integration sets up a large range of sponsored IPs at 55 nm to reduce SoC power consumption by up to 70%
- Optimize the power of always-on logic with SESAME eLV library, a Dolphin Integration solution in TSMC 55 ULP / ULP-eF process
- INGChips selects Dolphin Integration's Power Management IP Platform for its ultra Low Power Bluetooth Low-Energy SoC in 40 nm eFlash
- Dolphin Integration unveils a new RAM dedicated to IoT and Low Power MCU applications in 55 nm, GLOBALFOUNDRIES LPx process
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |