English
New CISC Architecture Takes on RISC
Bernard Cole, EETimes
8/5/2015 09:20 AM EDT
FLAGSTAFF, Ariz — A recent study in the ACM Transactions on Computer Systems came to the conclusion that processor instruction set architectures, whether reduced (RISC) or complex (CISC), are irrelevant to basic power and performance in today's designs, particularly in relation to either the ARM or Intel processors. However, there may be reasons to believe that a new CISC ISA, created for modern compilers without the limitations of compatibility with low level legacy code, could be more effective than either alternative.
Imsys has taken that leap of faith and is giving CISC another try. The company has begun extensive evaluation of a 3.5 square millimeter test chip with a dual core, CISC-based processor architecture with on-chip main memory for software and data. It is fabricated in 65 nanometer CMOS.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- RISC vs CISC: What's the Difference?
- ARM versus Intel: a successful stratagem for RISC or grist for CISC's tricks?
- Altium takes "Low-RISC" approach to 32-bit system development on FPGAs
- ParthusCeva Announces Architecture Standard for Hybrid DSP/RISC-Based System-on-Chip for ARM Environment
- PTSC Granted Patent by European Patent Office RISC Microprocessor Architecture
Breaking News
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results