New CISC Architecture Takes on RISC
Bernard Cole, EETimes
8/5/2015 09:20 AM EDT
FLAGSTAFF, Ariz — A recent study in the ACM Transactions on Computer Systems came to the conclusion that processor instruction set architectures, whether reduced (RISC) or complex (CISC), are irrelevant to basic power and performance in today's designs, particularly in relation to either the ARM or Intel processors. However, there may be reasons to believe that a new CISC ISA, created for modern compilers without the limitations of compatibility with low level legacy code, could be more effective than either alternative.
Imsys has taken that leap of faith and is giving CISC another try. The company has begun extensive evaluation of a 3.5 square millimeter test chip with a dual core, CISC-based processor architecture with on-chip main memory for software and data. It is fabricated in 65 nanometer CMOS.
E-mail This Article | Printer-Friendly Page |
Related News
- RISC vs CISC: What's the Difference?
- ARM versus Intel: a successful stratagem for RISC or grist for CISC's tricks?
- Altium takes "Low-RISC" approach to 32-bit system development on FPGAs
- ParthusCeva Announces Architecture Standard for Hybrid DSP/RISC-Based System-on-Chip for ARM Environment
- PTSC Granted Patent by European Patent Office RISC Microprocessor Architecture
Breaking News
- Micon Global and Silvaco Announce New Partnership
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition