Google, HP, Oracle Join RISC-V
Open source processor core gains traction
Rick Merritt
EETimes (12/28/2015 08:00 AM EST)
SAN JOSE, Calif. – RISC-V is on the march as an open source alternative to ARM and Mips. Fifteen sponsors, including a handful of high tech giants, are queuing up to be the first members of its new trade group which will host next week its third workshop for the processor core.
RISC V is the latest evolution of the original RISC core developed more than 25 years ago by Berkeley’s David Patterson and Stanford’s John Hennessey. In August 2014, Patterson and colleagues launched an open source effort around the core as an enabler for a new class of processors and SoCs with small teams and volumes that can’t afford licensed cores or get the attention of their vendors.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- Andes, HiRain, and HPMicro Join Hands to Build RISC-V AUTOSAR Software Ecosystem
- IAR, Nuclei, and MachineWare Join Forces To Speed Up Innovation in RISC-V ASIL Compliant Automotive Solution
- Qualcomm to Bring RISC-V Based Wearable Platform to Wear OS by Google
- Leading Semiconductor Industry Players Join Forces to Accelerate RISC-V
- Andes Technology and Deeplite, INC. Join Forces To Deploy Highly Compact Deep Learning Models Into Daily Life
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks