Arasan Announces DPHY IP Core @2.5Gbps per lane with TSMC 28nm HPC Process
San Jose, CA -- June 06, 2016 -- Arasan today announced the immediate availability of its MIPI DPHY IP Core Ver 1.2 that supports speeds of up to 2.5 Gbps per lane, on the TSMC 28nm HPC Process. The IP will soon be ported to TSMC’s latest HPC Plus Process. Arasan MIPI DPHY IP Core is backward compatible with previous versions of the specification with the ability to operate at 1.5 Gbps per lane, or lower when required.
The latest DPHY IP offering from Arasan utilizes the new Patent Pending DPHY architecture that optimizes the DPHY design for ultra low power and area.
“We utilized our 8+ years of experience to develop a new patent pending architecture for the DPHY. It will ensure our customers have access to the industry's leading DPHY IP core in terms of power, area and reliability,” said Sridhar Shashidharan, Analog IP Architect at Arasan.
Arasan taped out its first DPHY IP Core in 2008 and has since ported its DPHY to multiple nodes from 180nm to 28nm across all the major foundries. Arasan has the broadest library of DPHY IP Cores. Arasan’s stringent quality and reliability tests have qualified Arasan’s DPHY IP Core for use in automotive applications and is currently in production with multiple automotive SoC manufacturers. Arasan’s MIPI DSI and CSI IP Cores along with DPHY IP have also found their way into Drones and multiple IoT products available in the market today.
Arasan also offers the MIPI CSI and DSI Tx & Rx Controller IP Cores which work seamlessly together as part of Arasan Total MIPI IP Solutions.
About Arasan
Arasan is a leader in providing of IPs for the Mobile SoCs with over 15 year of experience in the market and over a billion chips shipped. Arasan’s IPs can be found inside almost all Smartphone, Tablet and Notebook SoCs. Arasan’s Total IP Solutions include digital IP cores, analog PHY interfaces, verification IP, hardware verification kits, protocol analyzers, software stacks and drivers, and optional customization services for Ethernet, MIPI, PCIe, USB, UFS, SD, SDIO, eMMC, and UFS. Arasan has been a contributing member of the MIPI Association since 2005.
About the MIPI Alliance
MIPI Alliance (MIPI) develops interface specifications for mobile and mobile-influenced industries. Founded in 2003, the organization has more than 275 member companies worldwide, more than 15 active working groups, and has delivered more than 45 specifications within the mobile ecosystem in the last decade. Members of the organization include handset manufacturers, device OEMs, software providers, semiconductor companies, application processor developers, IP providers, test and test equipment companies, as well as camera, tablet and laptop manufacturers. MIPI® CSI-2, C-PHY and D-PHY are trademarks, service marks, registered trademarks, and/or registered service marks owned by MIPI Alliance. All other trademarks, service marks, registered trademarks, and registered service marks are the property of their respective owners. For more information, please visit http://www.mipi.org .
|
Arasan Chip Systems Hot IP
Related News
- Synopsys Demonstrates Industry's First MIPI D-PHY IP Operating at 2.5 Gbps per Lane on TSMC 16-nm FinFET Plus Process
- T2M-IP Unveils Revolutionary MIPI D-PHY & DSI Controller IP Cores with speed 2.5Gbps/lane, Redefining High-Speed Data Transfer and Display Interfaces
- Arasan announces the immediate availability of its MIPI C-PHY / D-PHY Combo IP for SoC Designs on TSMC 22nm Process
- Arasan Announces the Immediate Availability of its 2nd Generation MIPI D-PHY v1.1 IP for TSMC 22nm Process Technology
- Arasan Announces the Availability of MIPI D-PHY IP for TSMC 22nm Process Technology
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |