NVM OTP NeoBit in Maxchip (180nm, 160nm, 150nm, 110nm, 90nm, 80nm)
Cadence Delivers Rapid Adoption Kit for Fast Implementation and Signoff of New ARM Cortex-R52 CPU
SAN JOSE, Calif., 19 Sep 2016 -- Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced the availability of a Cadence Rapid Adoption Kit (RAK) for the new ARM Cortex-R52 CPU, which targets complex embedded designs for safety applications in markets including automotive, medical and industrial. The Cadence RAK, which consists of a complete digital implementation and signoff flow, is optimized to work with ARM Artisan physical IP and helps designers reach the highest frequency or lowest power during implementation or create a balance between power, performance and area (PPA)—all with reduced turnaround times. For more information on Cadence solutions for ARM-based applications, please visit www.cadence.com/go/armcpurak.
The delivery of the new Cadence RAK enables customers using the new ARM Cortex-R52 CPU to:
- Optimize PPA implementation with a full-flow reference methodology incorporating Cadence digital and signoff solutions, including the Genus™ Synthesis Solution, Innovus™ Implementation System, Quantus™ QRC Extraction Solution, Tempus™ Timing Signoff Solution, Modus™ Test Solution and multiple Conformal® products
- Accelerate implementation of low-power physical designs with the Cadence System-to-GDSII flow
- Implement a highly power-efficient architecture for embedded devices using the complete Cadence low-power, multiple-power-domain flow using IEEE 1801 standard constraints
“We designed the ARM Cortex-R52 from the ground up to address functional safety demands in a diversity of applications,” said James McNiven, general manager for CPU and media processing groups, ARM. “Markets with an immediate need for its capability include automotive, industrial and health care as advanced robotics and autonomous vehicles have specific safety-critical requirements. The latest Cadence RAK will support customers using the ARM Cortex-R52, enabling the rapid development and deployment of SoCs.”
“We worked closely with ARM to optimize our advanced digital implementation and signoff solutions with the ARM Cortex-R52 CPU, so our customers can start creating innovative embedded designs today,” said Dr. Anirudh Devgan, senior vice president and general manager of the Digital & Signoff Group and the System & Verification Group at Cadence. “We have thoroughly tested the RAK so that designers can adopt these innovative technologies with confidence and deliver low-power Cortex-R52 devices quickly, enabling early silicon delivery.”
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry. More information about the company, its products and its services is available at www.cadence.com.
|
Cadence Hot IP
Related News
- Cadence Enables Accelerated Implementation and Signoff of New ARM Cortex-M23 and Cortex-M33 Processors
- Cadence Delivers Rapid Adoption Kits Based on a 10nm Reference Flow for New ARM Cortex-A73 CPU and ARM Mali-G71 GPU
- Cadence Full-Flow Digital and Signoff Tools Optimized for New 7nm Arm Cortex-A77 CPU
- Cadence Full-Flow Digital and Signoff Tools and Verification Suite Provide Optimal Results for 7nm Arm Cortex-A76 CPU Designs
- Cadence Delivers Certified, Innovative Backside Implementation Flow to Support Samsung Foundry SF2 Technology
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |